/freebsd/sys/contrib/device-tree/Bindings/nvmem/ |
H A D | rmem.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Nicolas Saenz Julienne <nsaenzjulienne@suse.de> 13 - $ref: nvmem.yaml# 18 - enum: 19 - raspberrypi,bootloader-config 20 - raspberrypi,bootloader-public-key 21 - const: nvmem-rmem 26 no-map: [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/broadcom/ |
H A D | bcm2711-rpi.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include "bcm2835-rpi.dtsi" 4 #include <dt-bindings/power/raspberrypi-power.h> 5 #include <dt-bindings/reset/raspberrypi,firmware-reset.h> 8 /* Will be filled by the bootloader */ 21 i2c0mux: i2c-mux0 { 22 compatible = "i2c-mux-pinctrl"; 23 #address-cells = <1>; 24 #size-cells = <0>; 26 i2c-parent = <&i2c0>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/marvell/ |
H A D | armada-xp-db-xc3-24g4xg.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for DB-XC3-24G4XG board 7 * Based on armada-xp-db.dts 9 * Note: this Device Tree assumes that the bootloader has remapped the 12 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 13 * boards were delivered with an older version of the bootloader that 15 * situation, you should either update your bootloader (preferred 19 /dts-v1/; 20 #include "armada-xp-98dx3336.dtsi" 23 model = "DB-XC3-24G4XG"; [all …]
|
H A D | armada-xp-db-dxbc2.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree file for DB-DXBC2 board 7 * Based on armada-xp-db.dts 9 * Note: this Device Tree assumes that the bootloader has remapped the 12 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 13 * boards were delivered with an older version of the bootloader that 15 * situation, you should either update your bootloader (preferred 19 /dts-v1/; 20 #include "armada-xp-98dx4251.dtsi" 24 compatible = "marvell,db-dxbc2", "marvell,armadaxp-98dx4251", "marvell,armada-370-xp"; [all …]
|
H A D | armada-370-db.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * (DB-88F6710-BP-DDR3) 9 * Gregory CLEMENT <gregory.clement@free-electrons.com> 10 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 12 * Note: this Device Tree assumes that the bootloader has remapped the 15 * DT-capable, U-Boot bootloaders provided by Marvell. Some earlier 16 * boards were delivered with an older version of the bootloader that 18 * situation, you should either update your bootloader (preferred 22 /dts-v1/; 23 #include "armada-370.dtsi" [all …]
|
H A D | armada-370-rd.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 * (RD-88F6710-A1) 6 * Copied from arch/arm/boot/dts/armada-370-db.dts 10 * Note: this Device Tree assumes that the bootloader has remapped the 13 * DT-capable, U-Boo [all...] |
H A D | armada-370-synology-ds213j.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Note: this Device Tree assumes that the bootloader has remapped the 9 * The 0xf1000000 is the default used by the recent, DT-capable, U-Boot 12 * were delivered with an older version of u-boot that left internal 15 * that case, the preferred solution is to update your bootloader (e.g. 17 * installing it from u-boot prompt) or adjust the Devive Tree 21 /dts-v [all...] |
H A D | armada-xp-synology-ds414.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 * Note: this Device Tree assumes that the bootloader has remapped the 9 * The 0xf1000000 is the default used by the recent, DT-capable, U-Boot 12 * were delivered with an older version of u-boot that left internal 15 * that case, the preferred solution is to update your bootloader (e.g. 17 * installing it from u-boot prompt) or adjust the Devive Tree 21 /dts-v [all...] |
/freebsd/sys/contrib/device-tree/Bindings/mtd/ |
H A D | marvell,nand-controller.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mtd/marvell,nand-controlle [all...] |
H A D | marvell-nand.txt | 4 - compatible: can be one of the following: 5 * "marvell,armada-8k-nand-controller" 6 * "marvell,armada370-nand-controller" 7 * "marvell,pxa3xx-nand-controller" 8 * "marvell,armada-8k-nand" (deprecated) 9 * "marvell,armada370-nand" (deprecated) 10 * "marvell,pxa3xx-nand" (deprecated) 13 - reg: NAND flash controller memory area. 14 - #address-cells: shall be set to 1. Encode the NAND CS. 15 - #size-cells: shall be set to 0. [all …]
|
H A D | ti,gpmc-onenand.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mtd/ti,gpmc-onenand.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Tony Lindgren <tony@atomide.com> 11 - Roger Quadros <rogerq@kernel.org> 19 pattern: "^onenand@[0-9],[0,9]$" 22 const: ti,omap2-onenand 26 - description: | 30 "#address-cells": true [all …]
|
/freebsd/sys/contrib/device-tree/src/powerpc/ |
H A D | mpc8349emitx.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * MPC8349E-mITX Device Tree Source 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 26 #address-cells = <1>; 27 #size-cells = <0>; 32 d-cache-line-size = <32>; 33 i-cache-line-size = <32>; 34 d-cache-size = <32768>; [all …]
|
H A D | mpc8349emitxgp.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * MPC8349E-mITX-GP Device Tree Source 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 24 #address-cells = <1>; 25 #size-cells = <0>; 30 d-cache-line-size = <32>; 31 i-cache-line-size = <32>; 32 d-cache-size = <32768>; [all …]
|
H A D | mpc834x_mds.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 26 #address-cells = <1>; 27 #size-cells = <0>; 32 d-cache-line-size = <32>; 33 i-cache-line-size = <32>; 34 d-cache-size = <32768>; 35 i-cache-size = <32768>; [all …]
|
H A D | mpc8313erdb.dts | 1 // SPDX-License-Identifier: GPL-2.0-or-later 8 /dts-v1/; 13 #address-cells = <1>; 14 #size-cells = <1>; 25 #address-cells = <1>; 26 #size-cells = <0>; 31 d-cache-line-size = <32>; 32 i-cache-line-size = <32>; 33 d-cache-size = <16384>; 34 i-cache-size = <16384>; [all …]
|
/freebsd/release/scripts/ |
H A D | mtree-to-plist.awk | 47 pkgname="bootloader" 50 } else if (a[i] == "config") { 51 type="config" 56 ext=ext"-"a[i] 62 pkgname=pkgname"-"ext 68 pkgname=pkgname"-"pkgend 81 output=output"-dbg.plist"
|
/freebsd/sys/contrib/device-tree/src/arm/st/ |
H A D | ste-ux500-samsung-golden.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 2 /dts-v1/; 4 #include "ste-db8500.dtsi" 5 #include "ste-ab8505.dtsi" 6 #include "ste-dbx5x0-pinctrl.dtsi" 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/leds/common.h> 9 #include <dt-bindings/input/input.h> 10 #include <dt-bindings/interrupt-controller/irq.h> 13 * Note: This device tree cannot be booted directly with the Samsung bootloader. [all …]
|
H A D | ste-href-tvk1281618-r3.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 7 #include <dt-bindings/interrupt-controller/irq.h> 8 #include <dt-bindings/input/input.h> 12 compatible = "gpio-keys"; 13 #address-cells = <1>; 14 #size-cells = <0>; 15 vdd-supply = <&ab8500_ldo_aux1_reg>; 16 pinctrl-names = "default"; 17 pinctrl-0 = <&hall_tvk_mode>; 32 interrupt-parent = <&gpio2>; [all …]
|
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/ |
H A D | mvebu-devbus.txt | 9 - compatible: Armada 370/XP SoC are supported using the 10 "marvell,mvebu-devbus" compatible string. 13 "marvell,orion-devbus" compatible string. 15 - reg: A resource specifier for the register space. 20 - #address-cells: Must be set to 1 21 - #size-cells: Must be set to 1 22 - ranges: Must be set up to reflect the memory layout with four 23 integer values for each chip-select line in use: 28 - devbus,keep-config This property can optionally be used to keep 30 bootloader. It makes all the timing properties [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/apm/ |
H A D | apm-storm.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * dts file for AppliedMicro (APM) X-Gene Storm SOC 9 compatible = "apm,xgene-storm"; 10 interrupt-parent = <&gic>; 11 #address-cells = <2>; 12 #size-cells = <2>; 15 #address-cells = <2>; 16 #size-cells = <0>; 22 enable-method = "spin-table"; 23 cpu-release-addr = <0x1 0x0000fff8>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/nxp/imx/ |
H A D | imx51-zii-rdu1.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/sound/fsl-imx-audmux.h> 12 compatible = "zii,imx51-rdu1", "fsl,imx51"; 15 stdout-path = &uart1; 18 /* Will be filled by the bootloader */ [all...] |
/freebsd/sys/contrib/device-tree/Bindings/pci/ |
H A D | fsl,layerscape-pcie.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/fsl,layerscape-pcie.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Frank Li <Frank.Li@nxp.com> 16 which is used to describe the PLL settings at the time of chip-reset. 26 - enum: 27 - fsl,ls1012a-pcie 28 - fsl,ls1021a-pcie 29 - fsl,ls1028a-pcie [all …]
|
H A D | layerscape-pci.txt | 4 and thus inherits all the common properties defined in snps,dw-pcie.yaml. 7 which is used to describe the PLL settings at the time of chip-reset. 15 - compatible: should contain the platform identifier such as: 17 "fsl,ls1021a-pcie" 18 "fsl,ls2080a-pcie", "fsl,ls2085a-pcie" 19 "fsl,ls2088a-pcie" 20 "fsl,ls1088a-pcie" 21 "fsl,ls1046a-pcie" 22 "fsl,ls1043a-pcie" 23 "fsl,ls1012a-pcie" [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
H A D | qcs8550.dtsi | 1 // SPDX-License-Identifier: BSD-3-Clause 3 * Copyright (c) 2023-2024, Qualcomm Innovation Center, Inc. All rights reserved. 8 /delete-node/ &reserved_memory; 11 reserved_memory: reserved-memory { 12 #address-cells = <2>; 13 #size-cells = <2>; 20 * indicate the firmware related reserved information. Bootloader 24 * table and add reserved memory regions to efi config table. Current 29 * that indicate fimware-related shared information. A label name 40 * 0x80000000 +-------------------+ [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/ti/omap/ |
H A D | omap2420-n8x0-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 11 stdout-path = &uart3; 16 compatible = "i2c-cbus-gpio"; 21 #address-cells = <1>; 22 #size-cells = <0>; 25 interrupt-parent = <&gpio4>; 34 clock-frequency = <400000>; 44 clock-frequency = <400000>; 50 /* gpio-irq for dma: 26 */ 53 #address-cells = <1>; [all …]
|