Home
last modified time | relevance | path

Searched full:arbiter (Results 1 – 25 of 116) sorted by relevance

12345

/linux/drivers/spmi/
H A DKconfig29 built-in SPMI PMIC Arbiter interface on Hisilicon 3670
33 tristate "Qualcomm MSM SPMI Controller (PMIC Arbiter)"
40 built-in SPMI PMIC Arbiter interface on Qualcomm MSM family
47 tristate "Mediatek SPMI Controller (PMIC Arbiter)"
51 built-in SPMI PMIC Arbiter interface on Mediatek family
H A Dspmi-pmic-arb.c22 /* PMIC Arbiter configuration registers */
35 /* PMIC Arbiter channel registers offsets */
91 * PMIC arbiter version 5 uses different register offsets for read/write vs
135 * struct spmi_pmic_arb_bus - SPMI PMIC Arbiter Bus object
137 * @pmic_arb: the SPMI PMIC Arbiter the bus belongs to.
140 * @cnfg: address of the PMIC Arbiter configuration registers.
178 * struct spmi_pmic_arb - SPMI PMIC Arbiter object
188 * @buses: per arbiter buses instances
261 * @pmic_arb: the SPMI PMIC arbiter
276 * @pmic_arb: the SPMI PMIC arbiter
[all …]
/linux/drivers/net/ethernet/intel/ixgbe/
H A Dixgbe_dcb_82599.c10 * ixgbe_dcb_config_rx_arbiter_82599 - Config Rx Data arbiter
18 * Configure Rx Packet Arbiter and credits for each traffic class.
33 * Disable the arbiter before changing parameters in ixgbe_dcb_config_rx_arbiter_82599()
61 * enable arbiter in ixgbe_dcb_config_rx_arbiter_82599()
70 * ixgbe_dcb_config_tx_desc_arbiter_82599 - Config Tx Desc. arbiter
77 * Configure Tx Descriptor Arbiter and credits for each traffic class.
112 * enable arbiter in ixgbe_dcb_config_tx_desc_arbiter_82599()
121 * ixgbe_dcb_config_tx_data_arbiter_82599 - Config Tx Data arbiter
129 * Configure Tx Packet Arbiter and credits for each traffic class.
142 * Disable the arbiter before changing parameters in ixgbe_dcb_config_tx_data_arbiter_82599()
[all …]
H A Dixgbe_dcb_82598.c10 * ixgbe_dcb_config_rx_arbiter_82598 - Config Rx data arbiter
16 * Configure Rx Data Arbiter and credits for each traffic class.
30 /* Enable Arbiter */ in ixgbe_dcb_config_rx_arbiter_82598()
67 * ixgbe_dcb_config_tx_desc_arbiter_82598 - Config Tx Desc. arbiter
74 * Configure Tx Descriptor Arbiter and credits for each traffic class.
84 /* Enable arbiter */ in ixgbe_dcb_config_tx_desc_arbiter_82598()
113 * ixgbe_dcb_config_tx_data_arbiter_82598 - Config Tx data arbiter
120 * Configure Tx Data Arbiter and credits for each traffic class.
129 /* Enable Data Plane Arbiter */ in ixgbe_dcb_config_tx_data_arbiter_82598()
H A Dixgbe_dcb_82598.h12 #define IXGBE_DPMCS_ARBDIS 0x00000040 /* DCB arbiter disable */
34 #define IXGBE_PDPMCS_ARBDIS 0x00000040 /* Arbiter disable */
H A Dixgbe_dcb_82599.h15 #define IXGBE_RTTDCS_ARBDIS 0x00000040 /* DCB arbiter disable */
61 #define IXGBE_RTTPCS_ARBDIS 0x00000040 /* Arbiter disable */
/linux/arch/sparc/include/asm/
H A Decc.h17 #define ECC_MBAENAB 0x00000020 /* MBus arbiter enable register */
20 /* ECC MBus Arbiter Enable register:
27 * SBUS: Enable MBus Arbiter on the SBus 0=off 1=on
28 * MOD3: Enable MBus Arbiter on MBus module 3 0=off 1=on
29 * MOD2: Enable MBus Arbiter on MBus module 2 0=off 1=on
30 * MOD1: Enable MBus Arbiter on MBus module 1 0=off 1=on
/linux/Documentation/devicetree/bindings/iommu/
H A Dmediatek,iommu.yaml42 SMI larb0 SMI larb1 ... SoCs have several SMI local arbiter(larb).
54 smi local arbiter and smi common. It will control whether the Multimedia
57 each local arbiter.
59 Normally we specify a local arbiter(larb) for each multimedia HW
62 video decode local arbiter, all these ports are according to the video HW.
126 according to the local arbiter index, like larb0, larb1, larb2...
/linux/Documentation/devicetree/bindings/mips/brcm/
H A Dsoc.txt59 arbiter, etc.)
124 == MEMC Arbiter
126 The memory controller arbiter is responsible for memory clients allocation
136 - reg : the DDR Arbiter register range and length
/linux/Documentation/networking/device_drivers/ethernet/mellanox/mlx5/
H A Dtracepoints.rst110 - mlx5_esw_vport_qos_create: trace creation of transmit scheduler arbiter for vport::
117 - mlx5_esw_vport_qos_config: trace configuration of transmit scheduler arbiter for vport::
124 - mlx5_esw_vport_qos_destroy: trace deletion of transmit scheduler arbiter for vport::
131 - mlx5_esw_group_qos_create: trace creation of transmit scheduler arbiter for rate group::
138 - mlx5_esw_group_qos_config: trace configuration of transmit scheduler arbiter for rate group::
145 - mlx5_esw_group_qos_destroy: trace deletion of transmit scheduler arbiter for group::
/linux/drivers/reset/amlogic/
H A DKconfig23 tristate "Meson Audio Memory Arbiter Reset Driver"
26 This enables the reset driver for Audio Memory Arbiter of
/linux/Documentation/devicetree/bindings/memory-controllers/
H A Dnvidia,tegra30-mc.yaml22 Protocol Arbiter, which manage a related pool of memory devices. A system
23 may have a single Protocol Arbiter or multiple Protocol Arbiters.
28 and a single Protocol Arbiter.
/linux/Documentation/devicetree/bindings/bus/
H A Dqcom,ssbi.yaml33 - pmic-arbiter
51 qcom,controller-type = "pmic-arbiter";
/linux/arch/sh/drivers/pci/
H A Dpci-sh7780.h27 #define SH7780_PCIAINT 0x130 /* Arbiter Interrupt Register */
28 #define SH7780_PCIAINTM 0x134 /* Arbiter Int. Mask Register */
H A Dpci-sh7780.c117 * Handle arbiter errors. in sh7780_pci_err_irq()
168 /* Clear out PCI arbiter IRQs */ in sh7780_pci_setup_irqs()
199 /* Unmask all of the arbiter IRQs. */ in sh7780_pci_setup_irqs()
/linux/include/linux/ssb/
H A Dssb_driver_pci.h18 #define SSB_PCICORE_ARBCTL 0x0010 /* PCI Arbiter Control */
19 #define SSB_PCICORE_ARBCTL_INTERN 0x00000001 /* Use internal arbiter */
20 #define SSB_PCICORE_ARBCTL_EXTERN 0x00000002 /* Use external arbiter */
/linux/drivers/pci/
H A Dvgaarb.c40 * up the various operations of the arbiter
408 * resources, the arbiter will first check whether the card is doing legacy
412 * The arbiter will first look for all VGA cards that might conflict and disable
733 * that is, we come up with conflicting devices and let the arbiter's
747 vgaarb_err(&pdev->dev, "failed to allocate VGA arbiter data\n"); in vga_arbiter_add_pci_device()
922 * Indicate to the arbiter if the card decodes legacy VGA IOs, legacy VGA
924 * example) should tell the arbiter if it has disabled legacy decoding, so the
980 * open : Open user instance of the arbiter. By default, it's
997 * write : write a command to the arbiter. List of commands is:
1018 * a bit, but makes the arbiter more tolerant to userspace problems and able
[all …]
/linux/arch/m68k/include/asm/
H A Dm54xxpci.h74 #define PACR (CONFIG_MBAR + 0xc00) /* PCI arbiter control */
75 #define PASR (CONFIG_MBAR + 0xc04) /* PCI arbiter status */
125 * PCI arbiter support definitions and macros.
/linux/arch/mips/pci/
H A Dops-tx4927.c233 "PCIC -- DID:%04x VID:%04x RID:%02x Arbiter:%s\n", in tx4927_pcic_setup()
348 /* Reset Bus Arbiter */ in tx4927_pcic_setup()
351 /* Enable Bus Arbiter */ in tx4927_pcic_setup()
506 /* Reset Bus Arbiter */ in tx4927_quirk_slc90e66_bridge()
517 /* Enable Bus Arbiter */ in tx4927_quirk_slc90e66_bridge()
/linux/drivers/mfd/
H A Dssbi.c46 /* SSBI PMIC Arbiter command registers */
87 * case, is when using the arbiter and both other CPUs have just
287 else if (strcmp(type, "pmic-arbiter") == 0) in ssbi_probe()
/linux/arch/powerpc/platforms/44x/
H A Dfsp2.h9 /* PLB4 Arbiter */
11 #define DCRN_PLB4_P0ACR 0x011 /* PLB0 Arbiter Control Register */
19 #define DCRN_PLB4_P1ACR 0x019 /* PLB1 Arbiter Control Register */
/linux/Documentation/ABI/testing/
H A Dsysfs-platform-brcmstb-gisb-arb7 Broadcom Set Top Box internal GISB bus arbiter. Minimum value
/linux/include/linux/bcma/
H A Dbcma_driver_pci.h15 #define BCMA_CORE_PCI_ARBCTL 0x0010 /* PCI Arbiter Control */
16 #define BCMA_CORE_PCI_ARBCTL_INTERN 0x00000001 /* Use internal arbiter */
17 #define BCMA_CORE_PCI_ARBCTL_EXTERN 0x00000002 /* Use external arbiter */
/linux/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x_reg.h279 /* [RW 1] Arbitration between Input Arbiter groups: 0 - fair Round-Robin; 1
466 field allows changing the priorities of the weighted-round-robin arbiter
2296 * input clients to ETS arbiter. The reset default is set for management and
2306 * input clients to ETS arbiter. The reset default is set for management and
2312 * priority arbiter. The bits are mapped according to client ID (client IDs
2346 * arbiter becomes a round-robin arbiter. */
2349 * strict priority arbiter. Priority 0 is the highest priority. Bits [2:0]
2402 * strict priority arbiter. This register specifies bits 31:0 of the 36-bit
2409 * accommodate the 9 input clients to ETS arbiter. */
2412 * strict priority arbiter. This register specifies bits 35:32 of the 36-bit
[all …]
/linux/drivers/bus/
H A DKconfig33 tristate "Broadcom STB GISB bus arbiter"
38 arbiter. This driver provides timeout and target abort error handling

12345