Home
last modified time | relevance | path

Searched +full:address +full:- +full:bits (Results 1 – 25 of 1024) sorted by relevance

12345678910>>...41

/linux/arch/parisc/include/asm/
H A Delf.h1 /* SPDX-License-Identifier: GPL-2.0 */
28 #define EFA_PARISC_1_0 0x020b /* PA-RISC 1.0 big-endian. */
29 #define EFA_PARISC_1_1 0x0210 /* PA-RISC 1.1 big-endian. */
30 #define EFA_PARISC_2_0 0x0214 /* PA-RISC 2.0 big-endian. */
60 #define R_PARISC_DIR32 1 /* Direct 32-bit reference. */
61 #define R_PARISC_DIR21L 2 /* Left 21 bits of eff. address. */
62 #define R_PARISC_DIR17R 3 /* Right 17 bits of eff. address. */
63 #define R_PARISC_DIR17F 4 /* 17 bits of eff. address. */
64 #define R_PARISC_DIR14R 6 /* Right 14 bits of eff. address. */
65 #define R_PARISC_PCREL32 9 /* 32-bit rel. address. */
[all …]
/linux/drivers/ras/amd/atl/
H A Dreg_fields.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * AMD Address Translation Library
28 * Rev Fieldname Bits
46 * Rev Fieldname Bits
69 * Rev Fieldname Bits
71 * D18F0x114 [DRAM Limit Address]
76 * D18F7xE08 [DRAM Address Control]
79 * D18F7x208 [DRAM Address Control]
94 * Rev Fieldname Bits
119 * Rev Fieldname Bits
[all …]
/linux/Documentation/userspace-api/media/rc/
H A Drc-protos.rst1 .. SPDX-License-Identifier: GPL-2.0 OR GFDL-1.1-no-invariants-or-later
10 protocols can encode e.g. an address (which device should respond) and a
22 Some remotes have a pointer-type device which can used to control the
29 rc-5 (RC_PROTO_RC5)
30 -------------------
32 This IR protocol uses manchester encoding to encode 14 bits. There is a
38 .. flat-table:: rc5 bits scancode mapping
41 * - rc-5 bit
43 - scancode bit
45 - description
[all …]
/linux/Documentation/arch/sparc/oradax/
H A Ddax-hv-api.txt3 Publication date 2017-09-25 08:21
5 Extracted via "pdftotext -f 547 -l 572 -layout sun4v_20170925.pdf"
16 live-migration and other system management activities.
20 high speed processoring of database-centric operations. The coprocessors may support one or more of
28 separate Completion Area and, unless execution order is specifically restricted through the use of serial-
45 device node in the guest MD (Section 8.24.17, “Database Analytics Accelerators (DAX) virtual-device
51 36.1.1.1. "ORCL,sun4v-da
[all...]
/linux/arch/arm/boot/dts/ti/omap/
H A Domap3-echo.dts1 // SPDX-License-Identifier: GPL-2.0-only
5 /dts-v1/;
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/leds/common.h>
14 compatible = "amazon,omap3-echo", "ti,omap3630", "ti,omap3";
18 cpu0-supply = <&vdd1_reg>;
28 compatible = "regulator-fixed";
29 regulator-name = "vcc5v";
30 regulator-min-microvolt = <5000000>;
31 regulator-max-microvolt = <5000000>;
[all …]
/linux/drivers/acpi/pmic/
H A Dtps68470_pmic.c1 // SPDX-License-Identifier: GPL-2.0
19 u32 address; /* operation region address */ member
38 .address = 0x00,
44 .address = 0x04,
50 .address = 0x08,
56 .address = 0x0C,
62 .address = 0x10,
68 .address = 0x14,
78 .address = 0x00,
84 .address = 0x04,
[all …]
/linux/Documentation/devicetree/bindings/leds/
H A Dleds-lp55xx.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/leds/leds-lp55x
[all...]
/linux/tools/include/linux/
H A Dfind.h1 /* SPDX-License-Identifier: GPL-2.0 */
24 * find_next_bit - find the next set bit in a memory region
25 * @addr: The address to base the search on
26 * @size: The bitmap size in bits
30 * If no bits are set, returns @size.
42 val = *addr & GENMASK(size - 1, offset); in find_next_bit()
52 * find_next_and_bit - find the next set bit in both memory regions
53 * @addr1: The first address to base the search on
54 * @addr2: The second address to base the search on
55 * @size: The bitmap size in bits
[all …]
/linux/drivers/acpi/acpica/
H A Dhwregs.c1 // SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0
4 * Module Name: hwregs - Read/write access functions for the various ACPI
19 acpi_hw_get_access_bit_width(u64 address,
39 * PARAMETERS: address - GAS register address
40 * reg - GAS register structure
41 * max_bit_width - Max bit_width supported (32 or 64)
50 acpi_hw_get_access_bit_width(u64 address, in acpi_hw_get_access_bit_width() argument
66 * Note: This algorithm assumes that the "Address" fields should always in acpi_hw_get_access_bit_width()
69 if (!reg->bit_offset && reg->bit_width && in acpi_hw_get_access_bit_width()
70 ACPI_IS_POWER_OF_TWO(reg->bit_width) && in acpi_hw_get_access_bit_width()
[all …]
/linux/include/linux/iio/imu/
H A Dadis.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
6 * Author: Lars-Peter Clausen <lars@metafoo.de>
28 * struct adis_timeouts - ADIS chip variant timeouts
29 * @reset_ms - Wait time after rst pin goes inactive
30 * @sw_reset_ms - Wait time after sw reset command
31 * @self_test_ms - Wait time after self test command
40 * struct adis_data - ADIS chip variant specific data
44 * @glob_cmd_reg: Register address of the GLOB_CMD register
45 * @msc_ctrl_reg: Register address of the MSC_CTRL register
46 * @diag_stat_reg: Register address of the DIAG_STAT register
[all …]
/linux/arch/mips/include/asm/octeon/
H A Dcvmx.h7 * Copyright (c) 2003-2017 Cavium, Inc.
14 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
21 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
56 #include <asm/octeon/cvmx-asm.h>
57 #include <asm/octeon/cvmx-packet.h>
58 #include <asm/octeon/cvmx-sysinfo.h>
60 #include <asm/octeon/cvmx-ciu-defs.h>
61 #include <asm/octeon/cvmx-ciu3-defs.h>
62 #include <asm/octeon/cvmx-gpio-defs.h>
63 #include <asm/octeon/cvmx-iob-defs.h>
[all …]
/linux/Documentation/locking/
H A Drobust-futex-ABI.rst42 The pointer 'head' points to a structure in the threads address space
43 consisting of three words. Each word is 32 bits on 32 bit arch's, or 64
44 bits on 64 bit arch's, and local byte order. Each thread should have
48 kernel, then it can actually have two such structures - one using 32 bit
61 address of the associated 'lock entry', plus or minus, of what will
64 word' holds 2 flag bits in the upper 2 bits, and the thread id (TID)
65 of the thread holding the lock in the bottom 30 bits. See further
66 below for a description of the flag bits.
69 the address o
[all...]
/linux/tools/perf/pmu-events/arch/arm64/fujitsu/a64fx/
H A Dpipeline.json51 …number of 1's in the predicate bits of request in FLA pipeline, where it is corrected so that it b…
54 …number of 1's in the predicate bits of request in FLA pipeline, where it is corrected so that it b…
57 …number of 1's in the predicate bits of request in FLB pipeline, where it is corrected so that it b…
60 …number of 1's in the predicate bits of request in FLB pipeline, where it is corrected so that it b…
75 …on": "This event counts requests in L1D cache pipeline#0 that its sce bit of tagged address is 1.",
78 …ion": "This event counts requests in L1D cache pipeline#0 that its sce bit of tagged address is 1."
81 …on": "This event counts requests in L1D cache pipeline#0 that its pfe bit of tagged address is 1.",
84 …ion": "This event counts requests in L1D cache pipeline#0 that its pfe bit of tagged address is 1."
87 …on": "This event counts requests in L1D cache pipeline#1 that its sce bit of tagged address is 1.",
90 …ion": "This event counts requests in L1D cache pipeline#1 that its sce bit of tagged address is 1."
[all …]
/linux/Documentation/networking/
H A Dila.rst1 .. SPDX-License-Identifier: GPL-2.0
11 Identifier-locator addressing (ILA) is a technique used with IPv6 that
13 address expresses the immutable identity of the node, and another part
14 indicates the location of the node which can be dynamic. Identifier-locator
19 encapsulation. This is accomplished by performing network address
27 The ILA protocol is described in Internet-Draft draft-herbert-intarea-ila.
33 - Identifier
35 independent of its location. ILA identifiers are sixty-four
38 - Locator
41 locators are sixty-four bit prefixes.
[all …]
/linux/arch/x86/include/asm/uv/
H A Duv_hub.h9 * Copyright (C) 2007-2014 Silicon Graphics, Inc. All rights reserved.
33 * M - The low M bits of a physical address represent the offset
38 * N - Number of bits in the node portion of a socket physical
39 * address.
41 * NASID - network ID of a router, Mbrick or Cbrick. Nasid values of
44 * right shift the NASID by 1 to exclude the always-zero bit.
45 * NASIDs contain up to 15 bits.
47 * GNODE - NASID right shifted by 1 bit. Most mmrs contain gnodes instead
50 * PNODE - the low N bits of the GNODE. The PNODE is the most useful variant
53 * GPA - (global physical address) a socket physical address converted
[all …]
/linux/drivers/iio/dac/
H A Dad5686.c1 // SPDX-License-Identifier: GPL-2.0
31 unsigned int pd_val = st->pwr_down_mask & st->pwr_down_mode; in ad5686_pd_mask_shift()
35 FIELD_PREP(AD5310_REF_BIT_MSK, st->use_internal_vref ? 0 : 1)); in ad5686_pd_mask_shift()
40 unsigned int pd_val = st->pwr_down_mask & st->pwr_down_mode; in ad5686_get_powerdown_mode()
44 FIELD_PREP(AD5683_REF_BIT_MSK, st->use_internal_vref ? 0 : 1)); in ad5686_get_powerdown_mode()
49 if (chan->channe in ad5686_set_powerdown_mode()
91 u8 shift, address = 0; ad5686_write_dac_powerdown() local
210 AD5868_CHANNEL(chan,addr,bits,_shift) global() argument
227 DECLARE_AD5693_CHANNELS(name,bits,_shift) global() argument
232 DECLARE_AD5338_CHANNELS(name,bits,_shift) global() argument
238 DECLARE_AD5686_CHANNELS(name,bits,_shift) global() argument
246 DECLARE_AD5676_CHANNELS(name,bits,_shift) global() argument
258 DECLARE_AD5679_CHANNELS(name,bits,_shift) global() argument
[all...]
/linux/lib/
H A Dgenalloc.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * kmalloc/kfree interface. Uses for this includes on-device special
21 * On architectures that don't have NMI-safe cmpxchg implementation,
26 * Copyright 2005 (C) Jes Sorensen <jes@trained-monkey.org>
42 return chunk->end_addr - chunk->start_addr + 1; in chunk_size()
52 return -EBUSY; in set_bits_ll()
66 return -EBUSY; in clear_bits_ll()
74 * bitmap_set_ll - set the specified number of bits at the specified position
77 * @nr: number of bits to set
79 * Set @nr bits start from @start in @map lock-lessly. Several users
[all …]
/linux/Documentation/trace/coresight/
H A Dcoresight-etm4x-reference.rst11 ---------------------------
20 ----
25 Bit select trace features. See ‘mode’ section below. Bits
32 bitfield up to 32 bits setting trace features.
37 ----
47 ----
52 - > 0 : Programs up the hardware with the current values held in the driver
55 - = 0 : disable trace hardware.
60 ----
72 ----
[all …]
/linux/Documentation/devicetree/bindings/leds/backlight/
H A Dlp855x-backlight.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/leds/backlight/lp855x-backlight.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Artur Weber <aweber.kernel@gmail.com>
15 - ti,lp8550
16 - ti,lp8551
17 - ti,lp8552
18 - ti,lp8553
19 - ti,lp8555
[all …]
/linux/drivers/comedi/drivers/
H A Dplx9080.h1 /* SPDX-License-Identifier: GPL-2.0+ */
26 * struct plx_dma_desc - DMA descriptor format for PLX PCI 9080
27 * @pci_start_addr: PCI Bus address for transfer (DMAPADR).
28 * @local_start_addr: Local Bus address for transfer (DMALADR).
30 * @next: Address of next descriptor + flags (DMADPR).
32 * Describes the format of a scatter-gather DMA descriptor for the PLX
33 * PCI 9080. All members are raw, little-endian register values that
37 * The DMA descriptors must be aligned on a 16-byte boundary. Bits 3:0
38 * of @next contain flags describing the address space of the next
53 /* Local Address Space 0 Range Register */
[all …]
/linux/net/llc/
H A Dllc_pdu.c1 // SPDX-License-Identifier: GPL-2.0
3 * llc_pdu.c - access to PDU internals
6 * 2001-2003 by Arnaldo Carvalho de Melo <acme@conectiva.com.br>
17 llc_pdu_un_hdr(skb)->ssap |= pdu_type;
21 * llc_pdu_set_pf_bit - sets poll/final bit in LLC header in llc_pdu_set_cmd_rsp()
40 pdu->ctrl_2 = (pdu->ctrl_2 & 0xFE) | bit_value; in llc_pdu_set_pf_bit()
43 pdu->ctrl_ in llc_pdu_set_pf_bit()
[all...]
/linux/drivers/net/fjes/
H A Dfjes_regs.h1 /* SPDX-License-Identifier: GPL-2.0-only */
25 #define XSCT_SHSTSAL 0x0028 /* Share status address Low */
26 #define XSCT_SHSTSAH 0x002C /* Share status address High */
29 #define XSCT_REQBAL 0x0038 /* Request Buffer Address Low */
30 #define XSCT_REQBAH 0x003C /* Request Buffer Address High */
33 #define XSCT_RESPBAL 0x0048 /* Response Buffer Address Low */
34 #define XSCT_RESPBAH 0x004C /* Response Buffer Address High */
49 } bits; member
57 } bits; member
67 } bits; member
[all …]
/linux/drivers/net/ethernet/sun/
H A Dsungem.h1 /* SPDX-License-Identifier: GPL-2.0 */
38 * Reading this register automatically clears bits 0 through 6.
39 * This auto-clearing does not occur when the alias at GREG_STAT2
40 * is read instead. The rest of the interrupt bits only clear when
68 * Bits set in GREG_IMASK will prevent that interrupt type from being
69 * signalled to the cpu. GREG_IACK can be used to clear specific top-level
70 * interrupt conditions in GREG_STAT, ie. it only works for bits 0 through 6.
71 * Setting the bit will clear that interrupt, clear bits wil
[all...]
/linux/drivers/net/fddi/
H A Ddefza.h1 /* SPDX-License-Identifier: GPL-2.0+ */
2 /* FDDI network adapter driver for DEC FDDIcontroller 700/700-C devices.
25 #define FZA_REG_BASE 0x100000 /* register base address */
33 /* Reset register constants. Bits 1:0 are r/w, others are fixed at 0. */
36 #define FZA_RESET_CLR 0x0000 /* run self-test and return to work */
38 /* Interrupt event register constants. All bits are r/w1c. */
43 #define FZA_EVENT_NXM_ERR 0x0080 /* non-existent memory access error;
45 * unsupported partial-word accesses
55 /* Status register constants. All bits are r/o. */
56 #define FZA_STATUS_DLU_SHIFT 0xc /* down line upgrade status bits */
[all …]
/linux/arch/arm/boot/dts/aspeed/
H A Daspeed-bmc-lenovo-hr630.dts1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2019-present Lenovo
8 /dts-v1/;
10 #include "aspeed-g5.dtsi"
11 #include <dt-bindings/gpio/aspeed-gpio.h>
15 compatible = "lenovo,hr630-bmc", "aspeed,ast2500";
29 stdout-path = &uart5;
38 reserved-memory {
39 #address-cells = <1>;
40 #size-cells = <1>;
[all …]

12345678910>>...41