Home
last modified time | relevance | path

Searched full:adc1 (Results 1 – 25 of 123) sorted by relevance

12345

/linux/Documentation/devicetree/bindings/iio/adc/
H A Drenesas,rzn1-adc.yaml14 can use up to two internal ADC cores (ADC1 and ADC2) those internal cores are
39 adc1-avdd-supply:
41 ADC1 analog power supply.
43 adc1-vref-supply:
45 ADC1 reference voltage supply.
59 if ADC1 is used (i.e. adc1-{avdd,vref}-supply present):
60 - 0: ADC1 IN0
61 - 1: ADC1 IN1
62 - 2: ADC1 IN2
63 - 3: ADC1 IN3
[all …]
/linux/drivers/iio/adc/
H A Drzn1-adc.c9 * The RZ/N1 ADC controller can handle channels from its internal ADC1 and/or
10 * ADC2 cores. The driver use ADC1 and/or ADC2 cores depending on the presence
125 int adc1_vref_mV; /* ADC1 Vref in mV. Negative if ADC1 is not used */
228 * channel from the ADC1 core and one channel from the ADC2 core. in rzn1_adc_read_raw_ch()
231 * a chan from ADC1 or a chan from ADC2, future improvements can define in rzn1_adc_read_raw_ch()
232 * an IIO chan that uses one chan from ADC1 and one chan from ADC2. in rzn1_adc_read_raw_ch()
236 /* chan 0..7 used to get ADC1 ch 0..7 */ in rzn1_adc_read_raw_ch()
278 /* chan 0..7 use ADC1 ch 0..7. Vref related to ADC1 core */ in rzn1_adc_get_vref_mV()
356 * For a given ADC core (ADC1 or ADC2), both regulators (AVDD and VREF) in rzn1_adc_core_get_regulators()
425 "adc1-avdd", "adc1-vref"); in rzn1_adc_probe()
/linux/arch/arm/boot/dts/aspeed/
H A Daspeed-bmc-ufispace-ncplite.dts31 <&adc1 0>, <&adc1 1>, <&adc1 2>, <&adc1 3>,
32 <&adc1 4>, <&adc1 5>, <&adc1 6>, <&adc1 7>;
223 &adc1 {
H A Daspeed-bmc-facebook-greatlakes.dts27 <&adc1 0>, <&adc1 2>, <&adc1 3>, <&adc1 4>,
28 <&adc1 5>, <&adc1 6>;
221 &adc1 {
H A Daspeed-bmc-ibm-system1.dts214 <&adc1 4>, <&adc0 2>, <&adc1 0>,
215 <&p2v5_aux_vd 0>, <&adc1 7>;
220 io-channels = <&adc1 3>;
233 io-channels = <&adc1 5>;
259 io-channels = <&adc1 2>;
298 io-channels = <&adc1 1>;
333 &adc1 {
/linux/sound/soc/codecs/
H A Drt5677.c1015 SOC_DOUBLE("ADC1 Capture Switch", RT5677_STO1_ADC_DIG_VOL,
1026 SOC_DOUBLE_TLV("ADC1 Capture Volume", RT5677_STO1_ADC_DIG_VOL,
1455 SOC_DAPM_SINGLE("ADC1 Switch", RT5677_STO1_ADC_MIXER, in rt5677_dmic_use_asrc()
1462 SOC_DAPM_SINGLE("ADC1 Switch", RT5677_STO1_ADC_MIXER,
1469 SOC_DAPM_SINGLE("ADC1 Switch", RT5677_STO2_ADC_MIXER,
1476 SOC_DAPM_SINGLE("ADC1 Switch", RT5677_STO2_ADC_MIXER,
1483 SOC_DAPM_SINGLE("ADC1 Switch", RT5677_STO3_ADC_MIXER,
1490 SOC_DAPM_SINGLE("ADC1 Switch", RT5677_STO3_ADC_MIXER,
1497 SOC_DAPM_SINGLE("ADC1 Switch", RT5677_STO4_ADC_MIXER,
1504 SOC_DAPM_SINGLE("ADC1 Switc
[all...]
H A Drt5665.c968 SOC_DAPM_ENUM("IF1_2 23 ADC1 Swap Mux", rt5665_if1_2_23_adc_enum);
971 SOC_DAPM_ENUM("IF1_2 45 ADC1 Swap Mux", rt5665_if1_2_45_adc_enum);
974 SOC_DAPM_ENUM("IF1_2 67 ADC1 Swap Mux", rt5665_if1_2_67_adc_enum);
1492 SOC_DAPM_SINGLE("ADC1 Switch", RT5665_STO1_ADC_MIXER,
1499 SOC_DAPM_SINGLE("ADC1 Switch", RT5665_STO1_ADC_MIXER,
1506 SOC_DAPM_SINGLE("ADC1 Switch", RT5665_STO2_ADC_MIXER,
1513 SOC_DAPM_SINGLE("ADC1 Switch", RT5665_STO2_ADC_MIXER,
1520 SOC_DAPM_SINGLE("ADC1 Switch", RT5665_MONO_ADC_MIXER,
1527 SOC_DAPM_SINGLE("ADC1 Switch", RT5665_MONO_ADC_MIXER,
1776 /* STO1 ADC1 Sourc
[all...]
H A Dcs53l30.h45 #define CS53L30_ADCDMIC1_CTL1 0x25 /* ADC1/DMIC1 Control 1. */
46 #define CS53L30_ADCDMIC1_CTL2 0x26 /* ADC1/DMIC1 Control 2. */
47 #define CS53L30_ADC1_CTL3 0x27 /* ADC1 Control 3. */
48 #define CS53L30_ADC1_NG_CTL 0x28 /* ADC1 Noise Gate Control. */
354 /* R37/R45 (0x25/0x2D) CS53L30_ADCDMICx_CTL1 - ADC1/DMIC1 & ADC2/DMIC2 Control 1 */
374 /* R38/R46 (0x26/0x2E) CS53L30_ADCDMICx_CTL2 - ADC1/DMIC1 & ADC2/DMIC2 Control 2 */
393 /* R39/R47 (0x27/0x2F) CS53L30_ADCx_CTL3 - ADC1/ADC2 Control 3 */
410 /* R40/R48 (0x28/0x30) CS53L30_ADCx_NG_CTL - ADC1/ADC2 Noise Gate Control */
H A Drt5668.c1220 SOC_DAPM_SINGLE("ADC1 Switch", RT5668_STO1_ADC_MIXER,
1227 SOC_DAPM_SINGLE("ADC1 Switch", RT5668_STO1_ADC_MIXER,
1267 /* STO1 ADC1 Source */
1290 "ADC1 L", "ADC1 R"
1548 SND_SOC_DAPM_ADC("ADC1 L", NULL, SND_SOC_NOPM, 0, 0),
1549 SND_SOC_DAPM_ADC("ADC1 R", NULL, SND_SOC_NOPM, 0, 0),
1551 SND_SOC_DAPM_SUPPLY("ADC1 L Power", RT5668_PWR_DIG_1,
1553 SND_SOC_DAPM_SUPPLY("ADC1 R Power", RT5668_PWR_DIG_1,
1555 SND_SOC_DAPM_SUPPLY("ADC1 cloc
[all...]
H A Drt5682.c1386 SOC_DAPM_SINGLE("ADC1 Switch", RT5682_STO1_ADC_MIXER,
1393 SOC_DAPM_SINGLE("ADC1 Switch", RT5682_STO1_ADC_MIXER,
1433 /* STO1 ADC1 Source */
1456 "ADC1 L", "ADC1 R"
1750 SND_SOC_DAPM_ADC("ADC1 L", NULL, SND_SOC_NOPM, 0, 0),
1751 SND_SOC_DAPM_ADC("ADC1 R", NULL, SND_SOC_NOPM, 0, 0),
1753 SND_SOC_DAPM_SUPPLY("ADC1 L Power", RT5682_PWR_DIG_1,
1755 SND_SOC_DAPM_SUPPLY("ADC1 R Power", RT5682_PWR_DIG_1,
1757 SND_SOC_DAPM_SUPPLY("ADC1 cloc
[all...]
H A Drt5682s.c1516 SOC_DAPM_SINGLE("ADC1 Switch", RT5682S_STO1_ADC_MIXER,
1523 SOC_DAPM_SINGLE("ADC1 Switch", RT5682S_STO1_ADC_MIXER,
1568 /* STO1 ADC1 Source */
1589 "ADC1 L", "ADC1 R"
1734 SND_SOC_DAPM_ADC("ADC1 L", NULL, SND_SOC_NOPM, 0, 0),
1735 SND_SOC_DAPM_ADC("ADC1 R", NULL, SND_SOC_NOPM, 0, 0),
1737 SND_SOC_DAPM_SUPPLY("ADC1 L Power", RT5682S_PWR_DIG_1,
1739 SND_SOC_DAPM_SUPPLY("ADC1 R Power", RT5682S_PWR_DIG_1,
1741 SND_SOC_DAPM_SUPPLY("ADC1 cloc
[all...]
H A Dak4619.c35 #define LADC1 0x06 /* ADC1 Lch Digital Volume */
36 #define RADC1 0x07 /* ADC1 Rch Digital Volume */
377 SND_SOC_DAPM_ADC("ADC1", NULL, PWR_MGMT, 4, 0),
444 {"SDOUT1", NULL, "ADC1"},
447 {"ADC1", NULL, "Analog Input 1 Left MUX"},
448 {"ADC1", NULL, "Analog Input 1 Right MUX"},
H A Drt5645.c1060 SOC_DAPM_SINGLE("ADC1 Switch", RT5645_STO1_ADC_MIXER,
1067 SOC_DAPM_SINGLE("ADC1 Switch", RT5645_STO1_ADC_MIXER,
1074 SOC_DAPM_SINGLE("ADC1 Switch", RT5645_MONO_ADC_MIXER,
1081 SOC_DAPM_SINGLE("ADC1 Switch", RT5645_MONO_ADC_MIXER,
1337 SOC_DAPM_ENUM("Stereo1 ADC1 Mux", rt5645_stereo1_adc1_enum);
1374 SOC_DAPM_ENUM("Mono ADC1 left source", rt5645_mono_adc_l1_enum);
1415 SOC_DAPM_ENUM("Mono ADC1 right source", rt5645_mono_adc_r1_enum);
1488 SOC_DAPM_ENUM("IF1 ADC1 IN source", rt5650_tdm_adc_slot0_1_enum);
1507 SOC_DAPM_ENUM("IF1 ADC1 IN source", rt5645_tdm_adc_slot0_1_enum);
2279 SND_SOC_DAPM_MUX("RT5645 IF1 ADC1 Swap Mux", SND_SOC_NOPM,
[all …]
/linux/drivers/iio/light/
H A Dtsl2563.c308 u16 adc0, adc1; in tsl2563_get_adc() local
340 adc1 = ret; in tsl2563_get_adc()
346 chip->data1 = tsl2563_normalize_adc(adc1, chip->gainlevel->gaintime); in tsl2563_get_adc()
370 * The basic formula is lux = c0 * adc0 - c1 * adc1, where c0 and c1 are
372 * kinds of light, determined by the ratio adc1/adc0 (basically the ratio
374 * lists the upper threshold of the adc1/adc0 ratio and the corresponding
421 static unsigned int tsl2563_adc_to_lux(u32 adc0, u32 adc1) in tsl2563_adc_to_lux() argument
424 unsigned long ratio, lux, ch0 = adc0, ch1 = adc1; in tsl2563_adc_to_lux()
/linux/arch/arm/boot/dts/nxp/vf/
H A Dvf500-colibri.dtsi20 io-channels = <&adc1 0>,<&adc0 0>,
21 <&adc0 1>,<&adc1 2>;
H A Dvf610-zii-ssmb-dtu.dts54 <&adc1 8>, /* VCC_1V5 */
55 <&adc1 9>; /* VCC_1V2 */
64 &adc1 {
H A Dvf610-zii-spb4.dts50 <&adc1 8>, /* VCC_1V5 */
51 <&adc1 9>; /* VCC_1V2 */
60 &adc1 {
H A Dvf610-zii-ssmb-spu3.dts54 <&adc1 8>, /* VCC_1V5 */
55 <&adc1 9>; /* VCC_1V2 */
64 &adc1 {
H A Dvf610-zii-cfu1.dts79 <&adc1 8>, /* VCC_1V5 */
80 <&adc1 9>; /* VCC_1V2 */
89 &adc1 {
/linux/Documentation/devicetree/bindings/input/touchscreen/
H A Dtoradex,vf50-touchscreen.yaml68 io-channels = <&adc1 0>, <&adc0 0>, <&adc0 1>, <&adc1 2>;
/linux/Documentation/devicetree/bindings/sound/
H A Dqcom,pm4125-sdw.yaml30 PM4125 TX Port 1 (ADC1,2 & DMIC0 & MBHC) <=> SWR0 Port 1
31 PM4125 TX Port 2 (ADC1 & DMIC0,1,2 & MBHC) <=> SWR0 Port 2
/linux/arch/arm/boot/dts/st/
H A Dstm32mp133c-prihmb.dts168 &adc1 {
342 adc_1_pins_a: adc1-0 {
344 pinmux = <STM32_PINMUX('C', 0, ANALOG)>, /* ADC1 in0 */
345 <STM32_PINMUX('C', 2, ANALOG)>, /* ADC1 in15 */
346 <STM32_PINMUX('F', 13, ANALOG)>; /* ADC1 in11 */
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7d-zii-rpu2.dts48 io-channels = <&adc1 0>, <&adc1 1>, <&adc1 2>, <&adc1 3>,
174 &adc1 {
/linux/Documentation/devicetree/bindings/pinctrl/
H A Daspeed,ast2600-pinctrl.yaml39 - ADC1
262 - ADC1
/linux/drivers/mfd/
H A Dwm8994-regmap.c116 { 0x0400, 0x00C0 }, /* R1024 - AIF1 ADC1 Left Volume */
117 { 0x0401, 0x00C0 }, /* R1025 - AIF1 ADC1 Right Volume */
120 { 0x0410, 0x0000 }, /* R1040 - AIF1 ADC1 Filters */
220 { 0x0606, 0x0000 }, /* R1542 - AIF1 ADC1 Left Mixer Routing */
221 { 0x0607, 0x0000 }, /* R1543 - AIF1 ADC1 Right Mixer Routing */
336 { 0x0400, 0x00C0 }, /* R1024 - AIF1 ADC1 Left Volume */
337 { 0x0401, 0x00C0 }, /* R1025 - AIF1 ADC1 Right Volume */
344 { 0x0410, 0x0000 }, /* R1040 - AIF1 ADC1 Filters */
438 { 0x0606, 0x0000 }, /* R1542 - AIF1 ADC1 Left Mixer Routing */
439 { 0x0607, 0x0000 }, /* R1543 - AIF1 ADC1 Right Mixer Routing */
[all …]

12345