Home
last modified time | relevance | path

Searched full:a12 (Results 1 – 25 of 59) sorted by relevance

123

/linux/arch/xtensa/include/asm/
H A Dtraps.h96 " mov a12, a12\n" in spill_registers()
106 " mov a12, a0\n" in spill_registers()
110 " mov a12, a12\n" in spill_registers()
122 " mov a12, a12\n" in spill_registers()
H A Dasmmacro.h315 #define abi_saved0 a12
/linux/lib/crypto/arm64/
H A Dchacha-neon-core.S180 a12 .req w25
232 mov a12, v12.s[0]
255 eor a12, a12, a0
264 ror a12, a12, #16
277 add a8, a8, a12
322 eor a12, a12, a0
331 ror a12, a12, #24
344 add a8, a8, a12
391 eor a12, a12, a1
400 ror a12, a12, #16
[all …]
/linux/arch/xtensa/lib/
H A Dumulsidi3.S16 s32i a12, sp, 16
109 mov dst, a12
152 l32i a12, sp, 16
194 result is returned in a12, and a8 and a15 are clobbered. */
223 mul_mulsi3_body a12, a13, a14, a15, a8
H A Dusercopy.S218 slli a12, a7, 4
219 add a12, a12, a3 # a12 = end of last 16B source chunk
242 blt a3, a12, .Loop2
/linux/arch/xtensa/kernel/
H A Dentry.S183 s32i a12, a1, PT_AREG12
323 s32i a12, a1, PT_AREG12
734 l32i a12, a1, PT_AREG12
1253 /* The spill routine might clobber a4, a7, a8, a11, a12, and a15. */
1259 s32i a12, a2, PT_AREG12
1351 s32e a12, a8, -32
1406 l32i a12, a2, PT_AREG12
2004 * May clobber: a12, a13
2015 addi a12, a0, 3
2019 mov a12, a0
[all …]
H A Dmcount.S25 * must be preserved in addition to callee-saved a12 - a15.
H A Dalign.S321 mov a12, a3 ; _j .Lexit; .align 8
340 mov a3, a12 ; _j .Lstore_w; .align 8
/linux/arch/arm/
H A DKconfig779 bool "ARM errata: A12: some seqs of opposed cond code instrs => deadlock or corruption"
783 - Cortex-A12 818325: Execution of an UNPREDICTABLE STR or STM
785 - Cortex-A12 852422: Execution of a sequence of instructions might
787 any Cortex-A12 cores yet.
793 bool "ARM errata: A12: sequence of VMOV to core registers might lead to a dead lock"
796 This option enables the workaround for the 821420 Cortex-A12
803 bool "ARM errata: A12: DMB NSHST/ISHST mixed ... might cause deadlock"
806 This option enables the workaround for the 825619 Cortex-A12
812 bool "ARM errata: A12: CPU might deadlock under some very rare internal conditions"
815 This option enables the workaround for the 857271 Cortex-A12
[all …]
/linux/tools/testing/selftests/bpf/progs/
H A Dtest_usdt.c78 short a11, signed char a12) in BPF_USDT()
101 usdt12_args[11] = a12;
71 BPF_USDT(usdt12,int a1,int a2,long a3,long a4,unsigned a5,long a6,__u64 a7,uintptr_t a8,int a9,short a10,short a11,signed char a12) BPF_USDT() argument
/linux/drivers/gpu/drm/radeon/
H A Dradeon_clocks.c673 /*RAGE_6::A11 A12 A12N1 A13, RV250::A11 A12, R300 */ in radeon_legacy_set_clock_gating()
695 /* RV200::A11 A12 RV250::A11 A12 */ in radeon_legacy_set_clock_gating()
707 /* RV200::A11 A12, RV250::A11 A12 */ in radeon_legacy_set_clock_gating()
/linux/tools/perf/arch/xtensa/include/
H A Ddwarf-regs-table.h7 "a8", "a9", "a10", "a11", "a12", "a13", "a14", "a15",
/linux/Documentation/admin-guide/device-mapper/
H A Ddm-raid.rst146 A5 A6 A7 A8 A9 A9 A10 A11 A12
150 A6 A5 A9 A7 A8 A10 A9 A12 A11
164 A5 A6 A7 A8 A9 A9 A10 A11 A12
165 A6 A5 A9 A7 A8 A10 A9 A12 A11
/linux/drivers/pinctrl/aspeed/
H A Dpinctrl-aspeed-g4.c1277 #define A12 152 macro
1278 SIG_EXPR_LIST_DECL_SINGLE(A12, GPIOT0, GPIOT0, SIG_DESC_SET(SCUA0, 0));
1279 SIG_EXPR_LIST_DECL_SINGLE(A12, RMII1TXEN, RMII1, RMII1_DESC);
1280 SIG_EXPR_LIST_DECL_SINGLE(A12, RGMII1TXCK, RGMII1);
1281 PIN_DECL_(A12, SIG_EXPR_LIST_PTR(A12, GPIOT0),
1282 SIG_EXPR_LIST_PTR(A12, RMII1TXEN),
1283 SIG_EXPR_LIST_PTR(A12, RGMII1TXCK));
1457 FUNC_GROUP_DECL(RMII1, A12, B12, C12, D12, E12, A13, E11, D11, C11, B11, A11,
1459 FUNC_GROUP_DECL(RGMII1, A12, B12, C12, D12, E12, A13, E11, D11, C11, B11, A11,
1911 ASPEED_PINCTRL_PIN(A12),
[all …]
H A Dpinctrl-aspeed-g5.c155 #define A12 17 macro
156 SIG_EXPR_LIST_DECL_SINGLE(A12, SD1CMD, SD1, SD1_DESC);
157 SIG_EXPR_LIST_DECL_SINGLE(A12, SDA10, I2C10, I2C10_DESC);
158 PIN_DECL_2(A12, GPIOC1, SD1CMD, SDA10);
160 FUNC_GROUP_DECL(I2C10, C12, A12);
200 FUNC_GROUP_DECL(SD1, C12, A12, B12, D9, D10, E12, C11, B11);
1905 ASPEED_PINCTRL_PIN(A12),
/linux/include/scsi/
H A Diser.h49 * struct iser_cm_hdr - iSER CM header (from iSER Annex A12)
/linux/tools/perf/arch/s390/include/
H A Ddwarf-regs-table.h58 REG_DWARFNUM_NAME(a12, 60),
/linux/Documentation/devicetree/bindings/regulator/
H A Dmt6359-regulator.yaml38 "^ldo_v(rfck|emc|a12|a09|ufs|bbck)$":
44 pattern: "^v(rfck|emc|a12|a09|ufs|bbck)$"
/linux/drivers/media/pci/mantis/
H A Dmantis_common.h157 /* A12 A13 A14 */
/linux/arch/arm/mm/
H A Dproc-v7.S510 /* Cortex-A12 Errata */
511 ldr r10, =0x00000c0d @ Cortex-A12 primary part number
748 * ARM Ltd. Cortex A12 processor.
/linux/drivers/firmware/smccc/
H A Dsoc_id.c86 str_fragment_from_reg(smccc_soc_id_name + 8 * 11, res.a12); in smccc_soc_name_init()
/linux/drivers/net/wan/
H A Dslic_ds26522.c36 * w/r|A13|A12|A11|A10|A9|A8|A7|A6|A5|A4|A3|A2|A1|A0|x
/linux/Documentation/admin-guide/media/
H A Dvisl.rst163 00000040: e8c3 4320 b4ba a226 cbc1 4138 3a12 32d6 ..C ...&..A8:.2.
/linux/arch/arm/boot/dts/rockchip/
H A Drk3288.dtsi52 compatible = "arm,cortex-a12-pmu";
68 compatible = "arm,cortex-a12";
78 compatible = "arm,cortex-a12";
88 compatible = "arm,cortex-a12";
98 compatible = "arm,cortex-a12";
/linux/arch/arm64/kernel/
H A Dasm-offsets.c146 DEFINE(ARM_SMCCC_1_2_REGS_X12_OFFS, offsetof(struct arm_smccc_1_2_regs, a12)); in main()

123