Home
last modified time | relevance | path

Searched full:zve32x (Results 1 – 8 of 8) sorted by relevance

/freebsd/sys/contrib/device-tree/Bindings/riscv/
H A Dextensions.yaml446 - const: zve32x
448 The standard Zve32x extension for embedded processors, as ratified
/freebsd/contrib/llvm-project/clang/lib/Sema/
H A DSemaRISCV.cpp1400 // if we don't have at least zve32x supported, then we need to emit error. in checkRVVTypeSupport()
1401 else if (!FeatureMap.lookup("zve32x")) in checkRVVTypeSupport()
1402 Diag(Loc, diag::err_riscv_type_requires_extension, D) << Ty << "zve32x"; in checkRVVTypeSupport()
H A DSemaType.cpp8303 if (!S.Context.getTargetInfo().hasFeature("zve32x")) { in HandleRISCVRVVVectorBitsTypeAttr()
8305 << Attr << "'zve32x'"; in HandleRISCVRVVVectorBitsTypeAttr()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVFeatures.td661 : RISCVExtension<"zve32x", 1, 0,
662 "'Zve32x' (Vector Extensions for Embedded Processors "
855 "'V' (Vector Extension for Application Processors), 'Zve32x' "
H A DRISCVISelLowering.cpp4961 // We might have a RotateVT that isn't legal, e.g. v4i64 on zve32x. in isLegalBitRotate()
/freebsd/contrib/llvm-project/clang/lib/Basic/Targets/
H A DRISCV.cpp203 if (ISAInfo->hasExtension("zve32x")) { in getTargetDefines()
/freebsd/contrib/llvm-project/clang/utils/TableGen/
H A DRISCVVEmitter.cpp425 "ATTRS, \"zve32x\")\n"; in createBuiltins()
/freebsd/contrib/llvm-project/llvm/lib/TargetParser/
H A DRISCVISAInfo.cpp731 bool HasVector = Exts.count("zve32x") != 0; in checkDependency()