/linux/drivers/gpu/drm/amd/display/include/ |
H A D | vector.h | 29 struct vector { struct 38 struct vector *vector, argument 43 struct vector *dal_vector_create( 49 * each "structure" in the vector will contain zeros by default. */ 50 struct vector *dal_vector_presized_create( 57 struct vector *vector); 60 struct vector **vector); 63 const struct vector *vector); 73 struct vector *vector, 78 struct vector *vector, [all …]
|
/linux/arch/x86/include/asm/trace/ |
H A D | irq_vectors.h | 14 TP_PROTO(int vector), 16 TP_ARGS(vector), 19 __field( int, vector ) 23 __entry->vector = vector; 26 TP_printk("vector=%d", __entry->vector) ); 30 TP_PROTO(int vector), \ 31 TP_ARGS(vector), NULL, NULL); \ 33 TP_PROTO(int vector), \ 34 TP_ARGS(vector), NULL, NULL); 38 * vector handler [all …]
|
H A D | hyperv.h | 61 int vector), 62 TP_ARGS(cpus, vector), 65 __field(int, vector) 68 __entry->vector = vector; 70 TP_printk("ncpus %d vector %x", 71 __entry->ncpus, __entry->vector) 76 int vector), 77 TP_ARGS(cpu, vector), 80 __field(int, vector) 83 __entry->vector = vector; [all …]
|
/linux/arch/x86/include/asm/ |
H A D | idtentry.h | 21 * @vector: Vector number (ignored for C) 34 #define DECLARE_IDTENTRY(vector, func) \ argument 75 * @vector: Vector number (ignored for C) 86 #define DECLARE_IDTENTRY_ERRORCODE(vector, func) \ argument 119 * @vector: Vector number (ignored for C) 124 #define DECLARE_IDTENTRY_RAW(vector, func) \ argument 125 DECLARE_IDTENTRY(vector, func) 158 * @vector: Vector number (ignored for C) 163 #define DECLARE_IDTENTRY_RAW_ERRORCODE(vector, func) \ argument 164 DECLARE_IDTENTRY_ERRORCODE(vector, func) [all …]
|
H A D | apic.h | 169 extern int setup_APIC_eilvt(u8 lvt_off, u8 vector, u8 msg_type, u8 mask); 177 extern void apic_send_IPI_allbutself(unsigned int vector); 285 void (*send_IPI)(int cpu, int vector); 286 void (*send_IPI_mask)(const struct cpumask *mask, int vector); 288 void (*send_IPI_allbutself)(int vector); 289 void (*send_IPI_all)(int vector); 290 void (*send_IPI_self)(int vector); 322 void (*update_vector)(unsigned int cpu, unsigned int vector, bool set); 332 void (*send_IPI)(int cpu, int vector); 333 void (*send_IPI_mask)(const struct cpumask *mask, int vector); [all …]
|
H A D | irq_vectors.h | 7 * Linux IRQ vector layout. 11 * given vector is triggered - by a CPU-external, CPU-internal or 20 * Vector 128 : legacy int80 syscall interface 29 /* This is used as an interrupt vector when programming the APIC. */ 34 * (0x80 is the syscall vector, 0x30-0x3f are for ISA) 42 * round up to the next 16-vector boundary 50 * into a single vector (CALL_FUNCTION_VECTOR) to save vector space. 71 * Generic system vector for platform specific use 76 * IRQ work vector: 83 /* Vector on which hypervisor callbacks will be delivered */ [all …]
|
/linux/Documentation/arch/arm64/ |
H A D | sme.rst | 21 * PSTATE.SM, PSTATE.ZA, the streaming mode vector length, the ZA and (when 24 * The presence of SME is reported to userspace via HWCAP2_SME in the aux vector 30 aux vector AT_HWCAP2 entry. Presence of this flag implies the presence of 75 2. Vector lengths 78 SME defines a second vector length similar to the SVE vector length which 81 mode SVE vector. 99 * All other SME state of a thread, including the currently configured vector 100 length, the state of the PR_SME_VL_INHERIT flag, and the deferred vector 117 the thread's vector length (in za_context.vl). 157 * The vector length cannot be changed via signal return. If za_context.vl in [all …]
|
/linux/arch/x86/entry/ |
H A D | entry_fred.c | 17 /* FRED EVENT_TYPE_OTHER vector numbers */ 30 "vector %u error 0x%lx aux 0x%lx at %04x:%016lx\n", in fred_bad_type() 31 regs->fred_ss.type, regs->fred_ss.vector, error_code, in fred_bad_type() 40 "vector %u error 0x%lx aux 0x%lx at %04x:%016lx\n", in fred_bad_type() 41 regs->fred_ss.type, regs->fred_ss.vector, error_code, in fred_bad_type() 56 switch (regs->fred_ss.vector) { in fred_intx() 81 if (likely(regs->fred_ss.vector == FRED_SYSCALL && regs->fred_ss.lm)) { in fred_other() 87 likely(regs->fred_ss.vector == FRED_SYSENTER && !regs->fred_ss.lm)) { in fred_other() 140 spurious_interrupt(regs, regs->fred_ss.vector); in fred_handle_spurious_interrupt() 145 unsigned int vector; in fred_complete_exception_setup() local [all …]
|
/linux/drivers/net/wireless/ti/wl12xx/ |
H A D | event.c | 37 u32 vector; in wl12xx_process_mailbox_events() local 40 vector = le32_to_cpu(mbox->events_vector); in wl12xx_process_mailbox_events() 41 vector &= ~(le32_to_cpu(mbox->events_mask)); in wl12xx_process_mailbox_events() 43 wl1271_debug(DEBUG_EVENT, "MBOX vector: 0x%x", vector); in wl12xx_process_mailbox_events() 45 if (vector & SCAN_COMPLETE_EVENT_ID) { in wl12xx_process_mailbox_events() 53 if (vector & PERIODIC_SCAN_REPORT_EVENT_ID) { in wl12xx_process_mailbox_events() 61 if (vector & PERIODIC_SCAN_COMPLETE_EVENT_ID) in wl12xx_process_mailbox_events() 64 if (vector & SOFT_GEMINI_SENSE_EVENT_ID) in wl12xx_process_mailbox_events() 68 if (vector & BSS_LOSE_EVENT_ID) in wl12xx_process_mailbox_events() 71 if (vector & RSSI_SNR_TRIGGER_0_EVENT_ID) in wl12xx_process_mailbox_events() [all …]
|
/linux/arch/x86/kernel/apic/ |
H A D | vector.c | 28 unsigned int vector; member 128 static void apic_update_irq_cfg(struct irq_data *irqd, unsigned int vector, in apic_update_irq_cfg() argument 135 apicd->hw_irq_cfg.vector = vector; in apic_update_irq_cfg() 138 apic_update_vector(cpu, vector, true); in apic_update_irq_cfg() 141 trace_vector_config(irqd->irq, vector, cpu, apicd->hw_irq_cfg.dest_apicid); in apic_update_irq_cfg() 144 static void apic_free_vector(unsigned int cpu, unsigned int vector, bool managed) in apic_free_vector() argument 146 apic_update_vector(cpu, vector, false); in apic_free_vector() 147 irq_matrix_free(vector_matrix, cpu, vector, managed); in apic_free_vector() 158 trace_vector_update(irqd->irq, newvec, newcpu, apicd->vector, in chip_data_update() 162 * If there is no vector associated or if the associated vector is in chip_data_update() [all …]
|
H A D | x2apic_savic.c | 37 unsigned int vector, bool set) in update_vector() argument 42 apic_set_vector(vector, bitmap); in update_vector() 44 apic_clear_vector(vector, bitmap); in update_vector() 131 static inline void self_ipi_reg_write(unsigned int vector) in self_ipi_reg_write() argument 133 native_apic_msr_write(APIC_SELF_IPI, vector); in self_ipi_reg_write() 136 static void send_ipi_dest(unsigned int cpu, unsigned int vector, bool nmi) in send_ipi_dest() argument 141 update_vector(cpu, APIC_IRR, vector, true); in send_ipi_dest() 144 static void send_ipi_allbut(unsigned int vector, bool nmi) in send_ipi_allbut() argument 155 send_ipi_dest(cpu, vector, nmi); in send_ipi_allbut() 159 static inline void self_ipi(unsigned int vector, bool nmi) in self_ipi() argument [all …]
|
H A D | x2apic_phys.c | 44 static void x2apic_send_IPI(int cpu, int vector) in x2apic_send_IPI() argument 50 __x2apic_send_IPI_dest(dest, vector, APIC_DEST_PHYSICAL); in x2apic_send_IPI() 54 __x2apic_send_IPI_mask(const struct cpumask *mask, int vector, int apic_dest) in __x2apic_send_IPI_mask() argument 70 vector, APIC_DEST_PHYSICAL); in __x2apic_send_IPI_mask() 75 static void x2apic_send_IPI_mask(const struct cpumask *mask, int vector) in x2apic_send_IPI_mask() argument 77 __x2apic_send_IPI_mask(mask, vector, APIC_DEST_ALLINC); in x2apic_send_IPI_mask() 81 x2apic_send_IPI_mask_allbutself(const struct cpumask *mask, int vector) in x2apic_send_IPI_mask_allbutself() argument 83 __x2apic_send_IPI_mask(mask, vector, APIC_DEST_ALLBUT); in x2apic_send_IPI_mask_allbutself() 86 static void __x2apic_send_IPI_shorthand(int vector, u32 which) in __x2apic_send_IPI_shorthand() argument 88 unsigned long cfg = __prepare_ICR(which, vector, 0); in __x2apic_send_IPI_shorthand() [all …]
|
H A D | msi.c | 46 /* Allocate a new target vector */ in msi_set_affinity() 53 * to a different destination CPU and a different vector has to be in msi_set_affinity() 60 * - The new vector is the same as the old vector in msi_set_affinity() 61 * - The old vector is MANAGED_IRQ_SHUTDOWN_VECTOR (interrupt starts up) in msi_set_affinity() 66 cfg->vector == old_cfg.vector || in msi_set_affinity() 67 old_cfg.vector == MANAGED_IRQ_SHUTDOWN_VECTOR || in msi_set_affinity() 84 * Redirect the interrupt to the new vector on the current CPU in msi_set_affinity() 85 * first. This might cause a spurious interrupt on this vector if in msi_set_affinity() 89 * If the vector is in use then the installed device handler will in msi_set_affinity() 92 * anyway. If the vector is unused, then it is marked so it won't in msi_set_affinity() [all …]
|
/linux/arch/arc/kernel/ |
H A D | entry-arcv2.S | 22 #define VECTOR .word macro 24 ;############################ Vector Table ################################# 26 .section .vector,"a",@progbits 30 VECTOR res_service ; Reset Vector label 31 VECTOR mem_service ; Mem exception label 32 VECTOR instr_service ; Instrn Error label 33 VECTOR EV_MachineCheck ; Fatal Machine check label 34 VECTOR EV_TLBMissI ; Instruction TLB miss label 35 VECTOR EV_TLBMissD ; Data TLB miss label 36 VECTOR EV_TLBProtV ; Protection Violation label [all …]
|
/linux/drivers/net/wireless/ti/wl18xx/ |
H A D | event.c | 119 u32 vector; in wl18xx_process_mailbox_events() local 121 vector = le32_to_cpu(mbox->events_vector); in wl18xx_process_mailbox_events() 122 wl1271_debug(DEBUG_EVENT, "MBOX vector: 0x%x", vector); in wl18xx_process_mailbox_events() 124 if (vector & SCAN_COMPLETE_EVENT_ID) { in wl18xx_process_mailbox_events() 132 if (vector & TIME_SYNC_EVENT_ID) in wl18xx_process_mailbox_events() 139 if (vector & RADAR_DETECTED_EVENT_ID) { in wl18xx_process_mailbox_events() 148 if (vector & PERIODIC_SCAN_REPORT_EVENT_ID) { in wl18xx_process_mailbox_events() 156 if (vector & PERIODIC_SCAN_COMPLETE_EVENT_ID) in wl18xx_process_mailbox_events() 159 if (vector & RSSI_SNR_TRIGGER_0_EVENT_ID) in wl18xx_process_mailbox_events() 162 if (vector & BA_SESSION_RX_CONSTRAINT_EVENT_ID) in wl18xx_process_mailbox_events() [all …]
|
/linux/Documentation/arch/riscv/ |
H A D | vector.rst | 4 Vector Extension Support for RISC-V Linux 8 order to support the use of the RISC-V Vector Extension. 14 status for the use of Vector in userspace. The intended usage guideline for 22 auxiliary vector. 26 Sets the Vector enablement status of the calling thread, where the control 37 * :c:macro:`PR_RISCV_V_VSTATE_CTRL_ON`: Allow Vector to be run for the 40 * :c:macro:`PR_RISCV_V_VSTATE_CTRL_OFF`: Disallow Vector. Executing Vector 54 Vector enablement status for the calling thread. The calling thread is 55 not able to turn off Vector once it has been enabled. The prctl() call 62 Vector enablement setting for the calling thread at the next execve() [all …]
|
/linux/drivers/net/ethernet/meta/fbnic/ |
H A D | fbnic_irq.c | 22 static int __fbnic_fw_enable_mbx(struct fbnic_dev *fbd, int vector) in __fbnic_fw_enable_mbx() argument 34 /* Enable interrupt and unmask the vector */ in __fbnic_fw_enable_mbx() 35 enable_irq(vector); in __fbnic_fw_enable_mbx() 53 int vector, err; in fbnic_fw_request_mbx() local 57 vector = pci_irq_vector(pdev, FBNIC_FW_MSIX_ENTRY); in fbnic_fw_request_mbx() 58 if (vector < 0) in fbnic_fw_request_mbx() 59 return vector; in fbnic_fw_request_mbx() 61 /* Request the IRQ for FW Mailbox vector. */ in fbnic_fw_request_mbx() 62 err = request_threaded_irq(vector, NULL, &fbnic_fw_msix_intr, in fbnic_fw_request_mbx() 69 err = __fbnic_fw_enable_mbx(fbd, vector); in fbnic_fw_request_mbx() [all …]
|
/linux/arch/s390/include/asm/ |
H A D | fpu-insn-asm.h | 3 * Support for Vector Instructions 6 * vector instructions that are supported by recent binutils (>= 2.26) only. 21 /* Macros to generate vector instruction byte code */ 83 /* VX_NUM - Retrieve vector register number 88 * The vector register number is used for as input number to the 195 /* RXB - Compute most significant bit used vector registers 198 * @v1: Vector register designated operand whose MSB is stored in 201 * @v2: Vector register designated operand whose MSB is stored in 204 * @v3: Vector register designated operand whose MSB is stored in 207 * @v4: Vector register designated operand whose MSB is stored in [all …]
|
/linux/tools/testing/selftests/riscv/vector/ |
H A D | vstate_prctl.c | 40 SKIP(return, "Test expects vector to be not supported"); in TEST() 54 SKIP(return, "Test expects vector to be not supported"); in TEST() 69 SKIP(return, "Vector not supported"); in TEST() 82 SKIP(return, "Vector not supported"); in TEST() 101 SKIP(return, "Vector not supported"); in TEST() 104 /* Turn on next's vector explicitly and test */ in TEST() 119 SKIP(return, "Vector not supported"); in TEST() 122 /* Turn off next's vector explicitly and test */ in TEST() 137 SKIP(return, "Vector not supported"); in TEST() 140 /* Turn on next's vector explicitly and test no inherit */ in TEST() [all …]
|
/linux/arch/sh/kernel/cpu/sh2a/ |
H A D | ex.S | 5 * The SH-2A exception vector table 13 ! convert Exception Vector to Exception Number 57 ! Exception Vector Base 61 vector = 0 define 63 .long exception_entry0 + vector * 6 64 vector = vector + 1 define 66 vector = 0 define 68 .long exception_entry1 + vector * 6 69 vector = vector + 1 define
|
/linux/arch/riscv/kvm/ |
H A D | vcpu_vector.c | 16 #include <asm/vector.h> 26 cntx->vector.vlenb = riscv_v_vsize / 32; in kvm_riscv_vcpu_vector_reset() 30 WARN_ON(!cntx->vector.datap); in kvm_riscv_vcpu_vector_reset() 31 memset(cntx->vector.datap, 0, riscv_v_vsize); in kvm_riscv_vcpu_vector_reset() 78 vcpu->arch.guest_context.vector.datap = kzalloc(riscv_v_vsize, GFP_KERNEL); in kvm_riscv_vcpu_alloc_vector_context() 79 if (!vcpu->arch.guest_context.vector.datap) in kvm_riscv_vcpu_alloc_vector_context() 82 vcpu->arch.host_context.vector.datap = kzalloc(riscv_v_vsize, GFP_KERNEL); in kvm_riscv_vcpu_alloc_vector_context() 83 if (!vcpu->arch.host_context.vector.datap) in kvm_riscv_vcpu_alloc_vector_context() 91 kfree(vcpu->arch.guest_context.vector.datap); in kvm_riscv_vcpu_free_vector_context() 92 kfree(vcpu->arch.host_context.vector.datap); in kvm_riscv_vcpu_free_vector_context() [all …]
|
/linux/drivers/s390/cio/ |
H A D | airq.c | 120 * airq_iv_create - create an interrupt vector 121 * @bits: number of bits in the interrupt vector 125 * Returns a pointer to an interrupt vector structure 145 iv->vector = dma_pool_zalloc(airq_iv_cache, GFP_KERNEL, in airq_iv_create() 147 if (!iv->vector) in airq_iv_create() 150 iv->vector = vec; in airq_iv_create() 152 iv->vector = cio_dma_zalloc(size); in airq_iv_create() 153 if (!iv->vector) in airq_iv_create() 188 if (iv->flags & AIRQ_IV_CACHELINE && iv->vector) in airq_iv_create() 189 dma_pool_free(airq_iv_cache, iv->vector, iv->vector_dma); in airq_iv_create() [all …]
|
/linux/tools/perf/trace/beauty/arch/x86/include/asm/ |
H A D | irq_vectors.h | 7 * Linux IRQ vector layout. 11 * given vector is triggered - by a CPU-external, CPU-internal or 20 * Vector 128 : legacy int80 syscall interface 29 /* This is used as an interrupt vector when programming the APIC. */ 34 * (0x80 is the syscall vector, 0x30-0x3f are for ISA) 42 * round up to the next 16-vector boundary 50 * into a single vector (CALL_FUNCTION_VECTOR) to save vector space. 71 * Generic system vector for platform specific use 76 * IRQ work vector: 83 /* Vector on which hypervisor callbacks will be delivered */ [all …]
|
/linux/include/media/ |
H A D | v4l2-vp9.h | 16 * struct v4l2_vp9_frame_mv_context - motion vector-related probabilities 18 * @joint: motion vector joint probabilities. 19 * @sign: motion vector sign probabilities. 20 * @classes: motion vector class probabilities. 21 * @class0_bit: motion vector class0 bit probabilities. 22 * @bits: motion vector bits probabilities. 23 * @class0_fr: motion vector class0 fractional bit probabilities. 24 * @fr: motion vector fractional bit probabilities. 25 * @class0_hp: motion vector class0 high precision fractional bit probabilities. 26 * @hp: motion vector high precision fractional bit probabilities. [all …]
|
/linux/arch/x86/kernel/ |
H A D | irq.c | 44 * 'what should we do if we get a hw irq event on an illegal vector'. 50 pr_err("unexpected IRQ trap at vector %02x\n", irq); in ack_bad_irq() 259 static struct irq_desc *reevaluate_vector(int vector) in reevaluate_vector() argument 261 struct irq_desc *desc = __this_cpu_read(vector_irq[vector]); in reevaluate_vector() 267 pr_emerg_ratelimited("No irq handler for %d.%u\n", smp_processor_id(), vector); in reevaluate_vector() 269 __this_cpu_write(vector_irq[vector], VECTOR_UNUSED); in reevaluate_vector() 273 static __always_inline bool call_irq_handler(int vector, struct pt_regs *regs) in call_irq_handler() argument 275 struct irq_desc *desc = __this_cpu_read(vector_irq[vector]); in call_irq_handler() 284 * request_irq() setting up the vector: in call_irq_handler() 290 * per_cpu(vector_irq, CPU1)[vector] = VECTOR_SHUTDOWN; in call_irq_handler() [all …]
|