Home
last modified time | relevance | path

Searched full:tegra (Results 1 – 25 of 340) sorted by relevance

12345678910>>...14

/linux/drivers/clk/tegra/
H A Dclk-tegra124-emc.c3 * drivers/clk/tegra/clk-emc.c
14 #include <linux/clk/tegra.h>
25 #include <soc/tegra/fuse.h>
94 struct tegra_clk_emc *tegra; in emc_recalc_rate() local
97 tegra = container_of(hw, struct tegra_clk_emc, hw); in emc_recalc_rate()
105 val = readl(tegra->clk_regs + CLK_SOURCE_EMC); in emc_recalc_rate()
118 struct tegra_clk_emc *tegra; in emc_determine_rate() local
123 tegra = container_of(hw, struct tegra_clk_emc, hw); in emc_determine_rate()
125 for (k = 0; k < tegra->num_timings; k++) { in emc_determine_rate()
126 if (tegra->timings[k].ram_code == ram_code) in emc_determine_rate()
[all …]
/linux/drivers/soc/tegra/
H A Dregulators-tegra20.c10 #define pr_fmt(fmt) "tegra voltage-coupler: " fmt
21 #include <soc/tegra/fuse.h>
22 #include <soc/tegra/pmc.h>
44 static int tegra20_core_limit(struct tegra_regulator_coupler *tegra, in tegra20_core_limit() argument
62 if (tegra_pmc_core_domain_state_synced() && !tegra->sys_reboot_mode) { in tegra20_core_limit()
67 if (tegra->core_min_uV > 0) in tegra20_core_limit()
68 return tegra->core_min_uV; in tegra20_core_limit()
85 tegra->core_min_uV = core_max_uV; in tegra20_core_limit()
87 pr_info("core voltage initialized to %duV\n", tegra->core_min_uV); in tegra20_core_limit()
89 return tegra->core_min_uV; in tegra20_core_limit()
[all …]
H A Dregulators-tegra30.c10 #define pr_fmt(fmt) "tegra voltage-coupler: " fmt
21 #include <soc/tegra/fuse.h>
22 #include <soc/tegra/pmc.h>
43 static int tegra30_core_limit(struct tegra_regulator_coupler *tegra, in tegra30_core_limit() argument
61 if (tegra_pmc_core_domain_state_synced() && !tegra->sys_reboot_mode) { in tegra30_core_limit()
66 if (tegra->core_min_uV > 0) in tegra30_core_limit()
67 return tegra->core_min_uV; in tegra30_core_limit()
84 tegra->core_min_uV = core_max_uV; in tegra30_core_limit()
86 pr_info("core voltage initialized to %duV\n", tegra->core_min_uV); in tegra30_core_limit()
88 return tegra->core_min_uV; in tegra30_core_limit()
[all …]
/linux/sound/soc/tegra/
H A DKconfig2 menu "Tegra" menu
5 tristate "SoC Audio for the Tegra System-on-Chip"
12 Say Y or M here if you want support for SoC audio on Tegra.
184 tristate "Audio Graph Card based Tegra driver"
187 Config to enable Tegra audio machine driver based on generic
189 few things for Tegra audio. Most of the code is re-used from
196 tristate "SoC Audio support for Tegra boards using an RT5631 codec"
201 Say Y or M here if you want to add support for SoC audio on Tegra
205 tristate "SoC Audio support for Tegra boards using an RT5640 codec"
210 Say Y or M here if you want to add support for SoC audio on Tegra
[all...]
/linux/Documentation/devicetree/bindings/sound/
H A Dnvidia,tegra-audio-max98090.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-max98090.yaml#
7 title: NVIDIA Tegra audio complex with MAX98090 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
20 - pattern: '^[a-z0-9]+,tegra-audio-max98090(-[a-z0-9]+)+$'
21 - const: nvidia,tegra-audio-max98090
24 - nvidia,tegra-audio-max98090-nyan-big
25 - nvidia,tegra-audio-max98090-nyan-blaze
26 - const: nvidia,tegra-audio-max98090-nyan
27 - const: nvidia,tegra-audio-max98090
78 compatible = "nvidia,tegra-audio-max98090-venice2",
[all …]
H A Dnvidia,tegra-audio-wm8903.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-wm8903.yaml#
7 title: NVIDIA Tegra audio complex with WM8903 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
20 - pattern: '^[a-z0-9]+,tegra-audio-wm8903(-[a-z0-9]+)+$'
21 - const: nvidia,tegra-audio-wm8903
23 - pattern: ad,tegra-audio-plutux
24 - const: nvidia,tegra-audio-wm8903
69 compatible = "nvidia,tegra-audio-wm8903-harmony",
70 "nvidia,tegra-audio-wm8903";
71 nvidia,model = "tegra-wm8903-harmony";
H A Dnvidia,tegra-audio-wm8753.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-wm8753.yaml#
7 title: NVIDIA Tegra audio complex with WM8753 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-wm8753(-[a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-wm8753
66 compatible = "nvidia,tegra-audio-wm8753-whistler",
67 "nvidia,tegra-audio-wm8753";
68 nvidia,model = "tegra-wm8753-harmony";
H A Dnvidia,tegra-audio-rt5640.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-rt5640.yaml#
7 title: NVIDIA Tegra audio complex with RT5639 or RT5640 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-rt56(39|40)(-[a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-rt5640
65 compatible = "nvidia,tegra-audio-rt5640-dalmore",
66 "nvidia,tegra-audio-rt5640";
67 nvidia,model = "NVIDIA Tegra Dalmore";
H A Dnvidia,tegra-audio-rt5631.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-rt5631.yaml#
7 title: NVIDIA Tegra audio complex with RT5631 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-rt5631(-[a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-rt5631
63 #include <dt-bindings/soc/tegra-pmc.h>
65 compatible = "asus,tegra-audio-rt5631-tf700t",
66 "nvidia,tegra-audio-rt5631";
H A Dnvidia,tegra-audio-rt5677.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-rt5677.yaml#
7 title: NVIDIA Tegra audio complex with RT5677 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-rt5677(-[a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-rt5677
74 compatible = "nvidia,tegra-audio-rt5677-ryu",
75 "nvidia,tegra-audio-rt5677";
76 nvidia,model = "NVIDIA Tegra Ryu";
H A Dnvidia,tegra-audio-alc5632.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-alc5632.yaml#
7 title: NVIDIA Tegra audio complex with ALC5632 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-alc5632(-[a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-alc5632
56 compatible = "nvidia,tegra-audio-alc5632-paz00",
57 "nvidia,tegra-audio-alc5632";
H A Dnvidia,tegra-audio-wm9712.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-wm9712.yaml#
7 title: NVIDIA Tegra audio complex with WM9712 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-wm9712([-_][a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-wm9712
61 compatible = "nvidia,tegra-audio-wm9712-colibri_t20",
62 "nvidia,tegra-audio-wm9712";
H A Dnvidia,tegra-audio-sgtl5000.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-sgtl5000.yaml#
7 title: NVIDIA Tegra audio complex with SGTL5000 CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
19 - pattern: '^[a-z0-9]+,tegra-audio-sgtl5000([-_][a-z0-9]+)+$'
20 - const: nvidia,tegra-audio-sgtl5000
54 compatible = "toradex,tegra-audio-sgtl5000-apalis_t30",
55 "nvidia,tegra-audio-sgtl5000";
H A Dnvidia,tegra-audio-trimslice.yaml4 $id: http://devicetree.org/schemas/sound/nvidia,tegra-audio-trimslice.yaml#
7 title: NVIDIA Tegra audio complex with TrimSlice CODEC
14 - $ref: nvidia,tegra-audio-common.yaml#
18 const: nvidia,tegra-audio-trimslice
28 compatible = "nvidia,tegra-audio-trimslice";
/linux/drivers/crypto/tegra/
H A DMakefile4 tegra-se-objs := tegra-se-key.o tegra-se-main.o
6 tegra-se-y += tegra-se-aes.o
7 tegra-se-y += tegra-se-hash.o
9 obj-$(CONFIG_CRYPTO_DEV_TEGRA) += tegra-se.o
/linux/drivers/firmware/tegra/
H A DMakefile2 tegra-bpmp-y = bpmp.o
3 tegra-bpmp-$(CONFIG_ARCH_TEGRA_210_SOC) += bpmp-tegra210.o
4 tegra-bpmp-$(CONFIG_ARCH_TEGRA_186_SOC) += bpmp-tegra186.o
5 tegra-bpmp-$(CONFIG_ARCH_TEGRA_194_SOC) += bpmp-tegra186.o
6 tegra-bpmp-$(CONFIG_ARCH_TEGRA_234_SOC) += bpmp-tegra186.o
7 tegra-bpmp-$(CONFIG_ARCH_TEGRA_264_SOC) += bpmp-tegra186.o
8 tegra-bpmp-$(CONFIG_DEBUG_FS) += bpmp-debugfs.o
9 obj-$(CONFIG_TEGRA_BPMP) += tegra-bpmp.o
/linux/drivers/phy/tegra/
H A DMakefile2 obj-$(CONFIG_PHY_TEGRA_XUSB) += phy-tegra-xusb.o
4 phy-tegra-xusb-y += xusb.o
5 phy-tegra-xusb-$(CONFIG_ARCH_TEGRA_124_SOC) += xusb-tegra124.o
6 phy-tegra-xusb-$(CONFIG_ARCH_TEGRA_132_SOC) += xusb-tegra124.o
7 phy-tegra-xusb-$(CONFIG_ARCH_TEGRA_210_SOC) += xusb-tegra210.o
8 phy-tegra-xusb-$(CONFIG_ARCH_TEGRA_186_SOC) += xusb-tegra186.o
9 phy-tegra-xusb-$(CONFIG_ARCH_TEGRA_194_SOC) += xusb-tegra186.o
10 phy-tegra-xusb-$(CONFIG_ARCH_TEGRA_234_SOC) += xusb-tegra186.o
/linux/Documentation/gpu/
H A Dtegra.rst2 drm/tegra NVIDIA Tegra GPU and display driver
5 NVIDIA Tegra SoCs support a set of display, graphics and video functions via
10 Up until, but not including, Tegra124 (aka Tegra K1) the drm/tegra driver
15 The drm/tegra driver supports NVIDIA Tegra SoC generations since Tegra20. It
65 Tegra SoC generations, up until Tegra186 which introduces several changes that
71 Tegra SoCs have two display controllers, each of which can be associated with
100 The type and number of supported outputs varies between Tegra SoC generations.
116 HDMI is supported on all Tegra SoCs. Starting with Tegra210, HDMI is provided
123 Although Tegra has supported DSI since Tegra30, the controller has changed in
126 later are supported by the drm/tegra driver.
[all …]
/linux/Documentation/devicetree/bindings/regulator/
H A Dnvidia,tegra-regulators-coupling.txt1 NVIDIA Tegra Regulators Coupling
4 NVIDIA Tegra SoC's have a mandatory voltage-coupling between regulators.
24 - nvidia,tegra-core-regulator: Boolean property that designates regulator
26 - nvidia,tegra-rtc-regulator: Boolean property that designates regulator
28 - nvidia,tegra-cpu-regulator: Boolean property that designates regulator
42 nvidia,tegra-core-regulator;
52 nvidia,tegra-rtc-regulator;
62 nvidia,tegra-cpu-regulator;
/linux/drivers/soc/tegra/fuse/
H A Dspeedo-tegra30.c10 #include <soc/tegra/fuse.h>
91 pr_debug("Tegra ATE prog ver %d.%d\n", ate_ver/10, ate_ver%10); in fuse_speedo_calib()
143 pr_err("Tegra Unknown pkg %d\n", package_id); in rev_sku_to_speedo_ids()
160 pr_err("Tegra Unknown pkg %d\n", package_id); in rev_sku_to_speedo_ids()
177 pr_err("Tegra Unknown pkg %d\n", package_id); in rev_sku_to_speedo_ids()
214 pr_err("Tegra Unknown pkg %d\n", package_id); in rev_sku_to_speedo_ids()
219 pr_warn("Tegra Unknown SKU %d\n", sku_info->sku_id); in rev_sku_to_speedo_ids()
227 pr_warn("Tegra Unknown chip rev %d\n", sku_info->revision); in rev_sku_to_speedo_ids()
249 pr_debug("Tegra CPU speedo value %u\n", cpu_speedo_val); in tegra30_init_speedo_data()
250 pr_debug("Tegra Core speedo value %u\n", soc_speedo_val); in tegra30_init_speedo_data()
[all …]
/linux/drivers/thermal/tegra/
H A Dsoctherm.c392 static void enable_tsensor(struct tegra_soctherm *tegra, unsigned int i) in enable_tsensor() argument
394 const struct tegra_tsensor *sensor = &tegra->soc->tsensors[i]; in enable_tsensor()
395 void __iomem *base = tegra->regs + sensor->base; in enable_tsensor()
407 writel(tegra->calib[i], base + SENSOR_CONFIG2); in enable_tsensor()
1456 struct tegra_soctherm *tegra = platform_get_drvdata(pdev); in soctherm_debug_init() local
1461 tegra->debugfs_dir = root; in soctherm_debug_init()
1471 struct tegra_soctherm *tegra = platform_get_drvdata(pdev); in soctherm_clk_enable() local
1474 if (!tegra->clock_soctherm || !tegra->clock_tsensor) in soctherm_clk_enable()
1477 reset_control_assert(tegra->reset); in soctherm_clk_enable()
1480 err = clk_prepare_enable(tegra->clock_soctherm); in soctherm_clk_enable()
[all …]
H A DKconfig2 menu "NVIDIA Tegra thermal drivers"
6 tristate "Tegra SOCTHERM thermal management"
9 Tegra systems-on-chip. The driver supports four thermal zones
15 tristate "Tegra BPMP thermal sensing"
19 Tegra systems-on-chip with the BPMP coprocessor (Tegra186).
/linux/drivers/staging/media/tegra-video/
H A DKconfig3 tristate "NVIDIA Tegra VI driver"
10 Choose this option if you have an NVIDIA Tegra SoC.
13 will be called tegra-video.
16 bool "NVIDIA Tegra VI driver TPG mode"
20 Say yes here to enable Tegra internal TPG mode
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dnvidia,tegra-pinmux-common.yaml4 $id: http://devicetree.org/schemas/pinctrl/nvidia,tegra-pinmux-common.yaml#
7 title: NVIDIA Tegra Pinmux Controller
18 Tegra's pin configuration nodes act as a container for an arbitrary number
39 or groups. See the Tegra TRM and various pinmux spreadsheets for complete
54 Tegra TRM to determine which are valid for each pin or group.
87 values depends on the pingroup. See "CAL_DRVDN" in the Tegra TRM.
92 values depends on the pingroup. See "CAL_DRVUP" in the Tegra TRM.
107 power. See "Low Power Mode" or "LPMD1" and "LPMD0" in the Tegra TRM.
169 valid values depends on the pingroup. See "DRVDN_SLWR" in the Tegra TRM.
174 valid values depends on the pingroup. See "DRVUP_SLWF" in the Tegra TRM.
/linux/drivers/gpu/drm/tegra/
H A Dplane.c301 struct tegra_dc_state *tegra; in tegra_plane_state_add() local
319 tegra = to_dc_state(crtc_state); in tegra_plane_state_add()
321 tegra->planes |= WIN_A_ACT_REQ << plane->index; in tegra_plane_state_add()
590 static int tegra_plane_setup_opacity(struct tegra_plane *tegra, in tegra_plane_setup_opacity() argument
617 static int tegra_plane_check_transparency(struct tegra_plane *tegra, in tegra_plane_check_transparency() argument
623 old = drm_atomic_get_old_plane_state(state->base.state, &tegra->base); in tegra_plane_check_transparency()
631 drm_for_each_plane(plane, tegra->base.dev) { in tegra_plane_check_transparency()
635 if (p == tegra || p->dc != tegra->dc) in tegra_plane_check_transparency()
667 static void tegra_plane_update_transparency(struct tegra_plane *tegra, in tegra_plane_update_transparency() argument
679 if (p == tegra || p->dc != tegra->dc) in tegra_plane_update_transparency()
[all …]

12345678910>>...14