Home
last modified time | relevance | path

Searched +full:tx +full:- +full:only (Results 1 – 25 of 1116) sorted by relevance

12345678910>>...45

/freebsd/sys/contrib/device-tree/Bindings/sound/
H A Drockchip,i2s-tdm.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/rockchip,i2s-tdm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
15 - Nicolas Frattaroli <frattaroli.nicolas@gmail.com>
18 - $ref: dai-common.yaml#
23 - rockchip,px30-i2s-tdm
24 - rockchip,rk1808-i2s-tdm
25 - rockchip,rk3308-i2s-tdm
26 - rockchip,rk3568-i2s-tdm
[all …]
/freebsd/share/man/man4/
H A Dxl.415 .\" 4. Neither the name of the author nor the names of any co-contributors
41 .Bd -ragged -offset indent
49 .Bd -literal -offset indent
57 and "tornado" bus-master Etherlink XL chips.
59 The Etherlink XL chips support built-in 10baseT, 10base2 and 10base5
63 NS 83840A 10/100 PHY for 10/100 Mbps support in full or half-duplex.
64 The 3c905B adapters have built-in autonegotiation logic mapped onto
67 adapters such as the 3c905-TX and 3c905B-TX are capable of 10 or
75 .Bl -tag -width xxxxxxxxxxxxxxxxxxxx
79 option is only available with the 3c905 and 3c905B adapters with
[all …]
H A Drl.415 .\" 4. Neither the name of the author nor the names of any co-contributors
41 .Bd -ragged -offset indent
49 .Bd -literal -offset indent
60 descriptor-based data transfer mechanism.
64 For transmission, there are only four outbound packet
85 .Bl -tag -width xxxxxxxxxxxxxxxxxxxx
88 This is only
100 .Ar full-duplex
102 .Ar half-duplex
109 .Ar full-duplex
[all …]
/freebsd/sys/dev/msk/
H A Dif_mskreg.h17 * are provided to you under the BSD-type license terms provided
22 * - Redistributions of source code must retain the above copyright
24 * - Redistributions in binary form must reproduce the above
28 * - Neither the name of Marvell nor the names of its contributors
48 /*-
49 * SPDX-License-Identifier: BSD-4-Clause AND BSD-3-Clause
65 * 4. Neither the name of the author nor the names of any co-contributors
82 /*-
110 * D-Link PCI vendor ID
154 * D-Link gigabit ethernet device ID
[all …]
/freebsd/sys/contrib/device-tree/Bindings/net/
H A Dmotorcomm,yt8xxx.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
[all...]
H A Dti,dp83822.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Andrew Davis <afd@ti.com>
14 The DP83822 is a low-power, single-port, 10/100 Mbps Ethernet PHY. It
16 data over standard, twisted-pair cables or to connect to an external,
17 fiber-optic transceiver. Additionally, the DP83822 provides flexibility to
24 - $ref: ethernet-phy.yaml#
30 ti,link-loss-low:
33 DP83822 PHY in Fiber mode only.
[all …]
H A Dxilinx_axienet.txt2 --------------------------------------------------------
7 segments of memory for buffering TX and RX, as well as the capability of
8 offloading TX/RX checksum calculation off the processor.
18 - compatible : Must be one of "xlnx,axi-ethernet-1.00.a",
19 "xlnx,axi-ethernet-1.01.a", "xlnx,axi-ethernet-2.01.a"
20 - reg : Address and length of the IO space, as well as the address
22 axistream-connected is specified, in which case the reg
24 - interrupts : Should be a list of 2 or 3 interrupts: TX DMA, RX DMA,
25 and optionally Ethernet core. If axistream-connected is
26 specified, the TX/RX DMA interrupts should be on that node
[all …]
/freebsd/sys/contrib/device-tree/Bindings/usb/
H A Ddwc3.txt3 DWC3- USB3 CONTROLLER. Complies to the generic USB binding properties
7 - compatible: must be "snps,dwc3"
8 - reg : Address and length of the register set for the device
9 - interrupts: Interrupts used by the dwc3 controller.
10 - clock-names: list of clock names. Ideally should be "ref",
12 - clocks: list of phandle and clock specifier pairs corresponding to
13 entries in the clock-names property.
16 clocks are optional if the parent node (i.e. glue-layer) is compatible to
18 "cavium,octeon-7130-usb-uctl"
20 "samsung,exynos5250-dwusb3"
[all …]
H A Dsnps,dwc3.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Felipe Balbi <balbi@kernel.org>
14 be presented as a standalone DT node with an optional vendor-specific
18 - $ref: usb-drd.yaml#
19 - if:
25 - dr_mode
29 $ref: usb-xhci.yaml#
35 - const: snps,dwc3
[all …]
/freebsd/sys/contrib/ncsw/inc/flib/
H A Dfsl_fman_port.h2 * Copyright 2008-2013 Freescale Semiconductor Inc.
175 uint32_t reserved0074[0x2]; /**< (0x074-0x07C) */
179 /**< Buffer Manager pool Information-*/
181 /**< Allocate Counter-*/
183 /**< 0x130/0x140 - 0x15F reserved -*/
207 uint32_t fmbm_rdbg; /**< Rx Debug-*/
210 /** @Description BMI Tx port register map */
212 uint32_t fmbm_tcfg; /**< Tx Configuration */
213 uint32_t fmbm_tst; /**< Tx Status */
214 uint32_t fmbm_tda; /**< Tx DMA attributes */
[all …]
/freebsd/sys/dev/rl/
H A Dif_rlreg.h1 /*-
2 * Copyright (c) 1997, 1998-2003
16 * 4. Neither the name of the author nor the names of any co-contributors
37 #define RL_IDR1 0x0001 /* Must use 32-bit accesses (?) */
42 /* 0006-0007 reserved */
52 #define RL_TXSTAT0 0x0010 /* status of TX descriptor 0 */
53 #define RL_TXSTAT1 0x0014 /* status of TX descriptor 1 */
54 #define RL_TXSTAT2 0x0018 /* status of TX descriptor 2 */
55 #define RL_TXSTAT3 0x001C /* status of TX descriptor 3 */
57 #define RL_TXADDR0 0x0020 /* address of TX descriptor 0 */
[all …]
/freebsd/sys/contrib/openzfs/module/zfs/
H A Ddsl_pool.c9 * or https://opensource.org/licenses/CDDL-1.0.
56 * ------------------
60 * creates an artificial limit; throttling by too little can only be sustained
61 * for short periods and would lead to highly lumpy performance. On a per-pool
77 * As buffers are modified dsl_pool_willuse_space() increments both the per-
80 * is synced out from dsl_pool_sync(). While only the poolwide value is
81 * relevant, the per-txg value is useful for debugging. The tunable
110 * It only counts TX_WRITE log with WR_COPIED or WR_NEED_COPY.
154 * that are pre-populated when the taskq is first created (via the
156 * taskq entries that are cached after an on-demand allocation (via the
[all …]
H A Ddmu_tx.c9 * or https://opensource.org/licenses/CDDL-1.0.
43 typedef void (*dmu_tx_hold_func_t)(dmu_tx_t *tx, struct dnode *dn,
67 dmu_tx_t *tx = kmem_zalloc(sizeof (dmu_tx_t), KM_SLEEP); in dmu_tx_create_dd() local
68 tx->tx_dir = dd; in dmu_tx_create_dd()
70 tx->tx_pool = dd->dd_pool; in dmu_tx_create_dd()
71 list_create(&tx->tx_holds, sizeof (dmu_tx_hold_t), in dmu_tx_create_dd()
73 list_create(&tx->tx_callbacks, sizeof (dmu_tx_callback_t), in dmu_tx_create_dd()
75 tx->tx_start = gethrtime(); in dmu_tx_create_dd()
76 return (tx); in dmu_tx_create_dd()
82 dmu_tx_t *tx = dmu_tx_create_dd(os->os_dsl_dataset->ds_dir); in dmu_tx_create() local
[all …]
H A Dzfeature.c9 * or https://opensource.org/licenses/CDDL-1.0.
37 * -----------------
39 * ZFS feature flags are used to provide fine-grained versioning to the ZFS
40 * on-disk format. Once enabled on a pool feature flags replace the old
43 * Each new on-disk format change will be given a uniquely identifying string
45 * organizations creating new on-disk formats with the same version number. To
51 * ----------------
59 * feature, but the feature has not been used yet, so no on-disk
66 * Feature flags makes no differentiation between non-zero reference counts
74 * It is the responsibility of the individual features to maintain a non-zero
[all …]
/freebsd/sys/contrib/device-tree/Bindings/serial/
H A Dmvebu-uart.txt2 e.g., Armada-3700.
5 - compatible:
6 - "marvell,armada-3700-uart" for the standard variant of the UART
7 (32 bytes FIFO, no DMA, level interrupts, 8-bit access to the
9 - "marvell,armada-3700-uart-ext" for the extended variant of the
10 UART (128 bytes FIFO, DMA, front interrupts, 8-bit or 32-bit
12 - reg: offset and length of the register set for the device.
13 - clocks: UART reference clock used to derive the baudrate. If no clock
14 is provided (possible only with the "marvell,armada-3700-uart"
15 compatible string for backward compatibility), it will only work
[all …]
/freebsd/sys/contrib/device-tree/Bindings/mailbox/
H A Domap-mailbox.txt17 and tx interrupt source per h/w fifo. Communication between different processors
18 is achieved through the appropriate programming of the rx and tx interrupt
25 routed to different processor sub-systems on DRA7xx as they are routed through
38 a SoC. The sub-mailboxes are represented as child nodes of this parent node.
41 --------------------
42 - compatible: Should be one of the following,
43 "ti,omap2-mailbox" for OMAP2420, OMAP2430 SoCs
44 "ti,omap3-mailbox" for OMAP3430, OMAP3630 SoCs
45 "ti,omap4-mailbox" for OMAP44xx, OMAP54xx, AM33xx,
47 "ti,am654-mailbox" for K3 AM65x and J721E SoCs
[all …]
H A Dti,omap-mailbox.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
[all...]
/freebsd/sys/contrib/dev/iwlwifi/fw/api/
H A Dpower.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018-2024 Intel Corporation
4 * Copyright (C) 2013-2014 Intel Mobile Communications GmbH
5 * Copyright (C) 2015-2017 Intel Deutschland GmbH
13 * enum iwl_ltr_config_flags - mask
[all...]
H A Dtx.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2012-2014, 2018-2024 Intel Corporation
4 * Copyright (C) 2016-2017 Intel Deutschland GmbH
11 * enum iwl_tx_flags - bitmasks for tx_flags in TX comman
741 struct iwl_tx_cmd tx; global() member
760 struct iwl_tx_cmd tx; global() member
[all...]
/freebsd/sys/net/
H A Dnetmap.h1 /*-
2 * SPDX-License-Identifier: BSD-2-Clause
4 * Copyright (C) 2011-2014 Matteo Landi, Luigi Rizzo. All rights reserved.
48 * Some fields should be cache-aligned to reduce contention.
56 * --- Netmap data structures ---
68 +---->+---------------+
71 +----------------+ / | other fields |
75 | | / +---------------+
77 | txring_ofs[0] | (rel.to nifp)--' | flags, ptr |
78 | txring_ofs[1] | +---------------+
[all …]
/freebsd/sys/contrib/openzfs/module/os/linux/zfs/
H A Dzfs_dir.c9 * or https://opensource.org/licenses/CDDL-1.0.
70 if (zfsvfs->z_norm) { in zfs_match_find()
75 buf = rpnp->pn_buf; in zfs_match_find()
76 bufsz = rpnp->pn_bufsize; in zfs_match_find()
80 * In the non-mixed case we only expect there would ever in zfs_match_find()
83 error = zap_lookup_norm(zfsvfs->z_os, dzp->z_id, name, 8, 1, in zfs_match_find()
86 error = zap_lookup(zfsvfs->z_os, dzp->z_id, name, 8, 1, zoid); in zfs_match_find()
91 * the object id. Non-zpl consumers may safely make in zfs_match_find()
99 if (zfsvfs->z_norm && !error && deflags) in zfs_match_find()
114 * dzp - znode for directory
[all …]
H A Dzfs_vnops_os.c9 * or https://opensource.org/licenses/CDDL-1.0.
78 * properly lock its in-core state, create a DMU transaction, do the work,
95 * which may induce a lot of work -- pushing cached pages (which acquires
97 * zfs_zinactive() may require a new tx, which could deadlock the system
98 * if you were already holding one. This deadlock occurs because the tx
100 * prevents the new tx from progressing, resulting in a deadlock. If you
101 * must call zrele() within a tx, use zfs_zrele_async(). Note that iput()
117 * the tx assigns, and sometimes after (e.g. z_lock), then failing
118 * to use a non-blocking assign can deadlock the system. The scenario:
121 * Thread B is in an already-assigned tx, and blocks for this lock.
[all …]
/freebsd/sys/contrib/openzfs/include/sys/
H A Ddsl_dataset.h9 * or https://opensource.org/licenses/CDDL-1.0.
57 (dsl_dataset_phys(ds)->ds_flags & DS_FLAG_INCONSISTENT)
72 * DS_FLAG_DEFER_DESTROY is set after 'zfs destroy -d' has been called
77 (dsl_dataset_phys(ds)->ds_flags & DS_FLAG_DEFER_DESTROY)
81 * They should be of the format <reverse-dns>:<field>.
133 * name lookups should be performed case-insensitively.
157 uint64_t ds_unique_bytes; /* only relevant to snapshots */
159 * The ds_fsid_guid is a 56-bit ID that can change to avoid
160 * collisions. The ds_guid is a 64-bit ID that will never
175 rrwlock_t ds_bp_rwlock; /* Protects ds_phys->ds_bp */
[all …]
/freebsd/sys/dev/ath/ath_hal/
H A Dah_desc.h1 /*-
2 * SPDX-License-Identifier: ISC
4 * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting
5 * Copyright (c) 2002-2008 Atheros Communications, Inc.
25 * in only after the tx descriptor process method finds a
30 * should be used only if non-zero.
38 int8_t ts_rssi; /* tx ack RSSI */
46 uint8_t ts_queue_id; /* AR9300: TX queue id */
47 uint8_t ts_desc_id; /* AR9300: TX descriptor id */
55 int8_t ts_rssi_ctl[3]; /* tx ack RSSI [ctl, chain 0-2] */
[all …]
/freebsd/sys/dev/ath/ath_hal/ar5416/
H A Dar5416desc.h1 /*-
2 * SPDX-License-Identifier: ISC
4 * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting
5 * Copyright (c) 2002-2008 Atheros Communications, Inc.
23 * Hardware-specific descriptor structures.
29 #define _get_index(_ah) ( IS_5416V1(_ah) ? -4 : 0 )
31 ((uint32_t*)(&(_ads)->u.tx.status[_get_index(_ah)]))
33 ((const uint32_t*)(&(_ads)->u.tx.status[_get_index(_ah)]))
35 #define AR5416_NUM_TX_STATUS 10 /* Number of TX status words */
39 struct ar5416_tx_desc { /* tx desc has 12 control words + 10 status words */
[all …]

12345678910>>...45