Home
last modified time | relevance | path

Searched +full:t1 +full:- +full:framing +full:- +full:tx (Results 1 – 5 of 5) sorted by relevance

/linux/Documentation/devicetree/bindings/sound/
H A Ddavinci-mcbsp.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/sound/davinci-mcbsp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Bastien Curutchet <bastien.curutchet@bootlin.com>
13 - $ref: dai-common.yaml#
18 - ti,da850-mcbsp
23 - description: CFG registers
24 - description: data registers
26 reg-names:
[all …]
/linux/drivers/net/wan/
H A Dfarsync.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 * Actually sync driver for X.21, V.35 and V.24 on FarSync T-series cards
23 * used with the FarSite T-Series cards (T2P & T4P) running in the high
30 * purpose (FarSite T-series).
114 unsigned char startingSlot; /* Time slot to use for start of tx */
116 unsigned char framing; /* E1, T1 or J1 */ member
121 unsigned char lineBuildOut; /* 0, -7.5, -15, -22 */
125 unsigned char txBufferMode; /* tx elastic buffer depth */
130 unsigned int framingErrorCount; /* framing errors */
193 #define T1 5 macro
[all …]
H A Dfarsync.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Actually sync driver for X.21, V.35 and V.24 on FarSync T-series cards
6 * Copyright (C) 2001-2004 FarSite Communications Ltd.
35 MODULE_DESCRIPTION("FarSync T-Series WAN driver. FarSite Communications Ltd.");
71 #define ARPHRD_MYTYPE ARPHRD_HDLC /* Cisco-HDLC (keepalives etc) */
94 * file. Unfortunately various name clashes and the non-portability of the
144 u16 unused; /* Not used in Tx */
163 #define cnv_bcnt(len) (-(len))
167 #define TX_STP 0x02 /* Tx: start of packet */
168 #define TX_ENP 0x01 /* Tx: end of packet */
[all …]
/linux/drivers/net/ethernet/sun/
H A Dcassini.h1 /* SPDX-License-Identifier: GPL-2.0+ */
29 /* cassini register map: 2M memory mapped in 32-bit memory space accessible as
30 * 32-bit words. there is no i/o port access. REG_ addresses are
42 * if rx weight == 1 and tx weight == 0, rx == 2x tx transfer credit
62 /* top level interrupts [0-9] are auto-cleared to 0 when the status
63 * register is read. second level interrupts [13 - 18] are cleared at
64 * the source. tx completion register 3 is replicated in [19 - 31]
70 TX FIFO */
72 TX FIFO. i.e.,
73 TX Kick == TX complete. if
[all …]
/linux/drivers/tty/serial/
H A Dsh-sci.c1 // SPDX-License-Identifier: GPL-2.0
3 * SuperH on-chip serial module support. (SCI with no FIFO / with FIFO)
5 * Copyright (C) 2002 - 2011 Paul Mundt
9 * based off of the old drivers/char/sh-sci.c by:
26 #include <linux/dma-mapping.h>
59 #include "sh-sci.h"
60 #include "sh-sci-common.h"
63 ((port)->irqs[SCIx_ERI_IRQ] == \
64 (port)->irqs[SCIx_RXI_IRQ]) || \
65 ((port)->irqs[SCIx_ERI_IRQ] && \
[all …]