Home
last modified time | relevance | path

Searched full:synce (Results 1 – 25 of 29) sorted by relevance

12

/linux/drivers/dpll/zl3073x/
H A DKconfig4 tristate "Microchip Azurite DPLL/PTP/SyncE devices" if COMPILE_TEST
10 This driver supports Microchip Azurite family DPLL/PTP/SyncE
23 This is I2C bus implementation for Microchip Azurite DPLL/PTP/SyncE
35 This is SPI bus implementation for Microchip Azurite DPLL/PTP/SyncE
H A Dprop.c253 else if (!strcmp(type, "synce")) in zl3073x_pin_props_get()
/linux/Documentation/devicetree/bindings/net/
H A Ddptel,dap8211r.yaml14 supporting IEEE 802.3az Energy Efficient Ethernet, IEEE 1588 SyncE,
21 - IEEE 1588 SyncE support
/linux/arch/mips/boot/dts/mscc/
H A Djaguar2_pcb111.dts64 synce_builtin_pins: synce-builtin-pins {
74 cpld_fifo_pins: synce-builtin-pins {
H A Djaguar2_pcb110.dts173 synce_pins: synce-pins {
178 synce_builtin_pins: synce-builtin-pins {
/linux/drivers/net/phy/
H A Dmxl-86110.c34 /* SyncE Configuration Register - COM_EXT_SYNCE_CFG */
562 * mxl86110_synce_clk_cfg() - applies syncE/clk output configuration
578 * COM_EXT_SYNCE_CFG register for SyncE configuration. in mxl86110_synce_clk_cfg()
721 /* configure syncE / clk output */ in mxl86110_config_init()
788 /* configure syncE / clk output */ in mxl86111_config_init()
H A Ddap8211r.c8 * - IEEE 1588 SyncE support
H A Das21xxx.c124 * | |J: Supports SyncE/PTP
125 * | |P: No SyncE/PTP support
/linux/Documentation/devicetree/bindings/mips/
H A Dmscc.txt31 configuration and status of PLL5, RCOMP, SyncE, SerDes configurations and
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dbrcm,nsp-pinmux.txt67 "synce": "synce_grp"
H A Dmarvell,ac5-pinctrl.yaml35 spi0, spi1, synce, tsen_int, uart0, uart1, uart2, uart3, uartsd, wd_int, xg ]
/linux/drivers/pinctrl/mvebu/
H A Dpinctrl-ac5.c188 MPP_FUNCTION(1, "synce", "clk_out0")),
191 MPP_FUNCTION(1, "synce", "clk_out1")),
/linux/drivers/gpu/drm/nouveau/dispnv50/
H A Dheadc37d.c225 NVVAL(NVC37D, HEAD_SET_RASTER_SYNC_END, X, m->h.synce) | in headc37d_mode()
226 NVVAL(NVC37D, HEAD_SET_RASTER_SYNC_END, Y, m->v.synce), in headc37d_mode()
H A Dhead907d.c343 NVVAL(NV907D, HEAD_SET_RASTER_SYNC_END, X, m->h.synce) | in head907d_mode()
344 NVVAL(NV907D, HEAD_SET_RASTER_SYNC_END, Y, m->v.synce), in head907d_mode()
H A Dhead507d.c375 NVVAL(NV507D, HEAD_SET_RASTER_SYNC_END, X, m->h.synce) | in head507d_mode()
376 NVVAL(NV507D, HEAD_SET_RASTER_SYNC_END, Y, m->v.synce), in head507d_mode()
/linux/drivers/pinctrl/bcm/
H A Dpinctrl-nsp-mux.c164 NSP_PIN_DESC(18, "synce", 0),
251 NSP_PIN_GROUP(synce, NSP_MUX_BASE0, 17, 0x01, 0x01),
303 NSP_PIN_FUNCTION(synce),
/linux/drivers/pinctrl/
H A Dpinctrl-ocelot.c318 [FUNC_SYNCE] = "synce",
1225 LAN969X_P(27, GPIO, SYNCE, FC, MIIM, QSPI1, NONE, NONE, …
1226 LAN969X_P(28, GPIO, SYNCE, FC, MIIM, QSPI1, NONE, NONE, …
1227 LAN969X_P(29, GPIO, SYNCE, FC, MIIM_IRQ, QSPI1, NONE, NONE, …
1252 LAN969X_P(54, GPIO, SYNCE, FC, NONE, NONE, NONE, NONE, …
1253 LAN969X_P(55, GPIO, SYNCE, FC, NONE, NONE, NONE, NONE, …
1254 LAN969X_P(56, GPIO, SYNCE, FC, NONE, NONE, NONE, NONE, …
/linux/drivers/clk/
H A Dclk-sparx5.c34 "synce",
/linux/Documentation/usb/
H A Dusb-serial.rst119 the USB connection. Please visit http://synce.sourceforge.net which
123 from the PDA and xcerdisp, synce utilities from the Linux side.
/linux/Documentation/driver-api/
H A Ddpll.rst149 'type': 'synce-eth-port'
678 SyncE enablement
680 For SyncE enablement it is required to allow control over dpll device
/linux/Documentation/netlink/specs/
H A Ddpll.yaml160 name: synce-eth-port
/linux/drivers/net/ethernet/intel/ice/
H A Dice_dpll.c2768 * Only external TX reference clocks (SYNCE, EREF0) are modeled
3590 /* Register TX-CLK SYNCE pin directly to TXC DPLL */ in ice_dpll_pin_notify_work()
3596 "TX SYNCE pin register failed: %pe\n", in ice_dpll_pin_notify_work()
3614 /* Unregister TX-CLK SYNCE pin from TXC DPLL */ in ice_dpll_pin_notify_work()
3646 * registration/unregistration calls - synce pin case. in ice_dpll_pin_notify()
3800 * unlike ice_dpll_release_fwnode_pin() used for SYNCE below. NULL it in ice_dpll_deinit_txclk_pins()
3994 "Tx-clk SYNCE pin not registered yet\n"); in ice_dpll_init_txclk_pins()
H A Dice.h524 ICE_FLAG_DPLL, /* SyncE/PTP dplls initialized */
/linux/drivers/net/ethernet/intel/libie/
H A Dfwlog.c51 "synce",
/linux/scripts/
H A Dget_dvb_firmware823 die "This firmware requires the unshield command - see http://sourceforge.net/projects/synce/\n";

12