Home
last modified time | relevance | path

Searched full:stage (Results 1 – 25 of 872) sorted by relevance

12345678910>>...35

/linux/drivers/staging/media/atomisp/pci/runtime/pipeline/src/
H A Dpipeline.c40 static void pipeline_stage_destroy(struct ia_css_pipeline_stage *stage);
250 /* @brief Add a stage to pipeline.
253 * @param[in] stage_desc The description of the stage
254 * @param[out] stage The successor of the stage.
257 * Add a new stage to a non-NULL pipeline.
258 * The stage consists of an ISP binary or firmware and input and
264 struct ia_css_pipeline_stage **stage) in ia_css_pipeline_create_and_add_stage() argument
284 /* Find the last stage */ in ia_css_pipeline_create_and_add_stage()
289 * stage, if no previous stage, it's an error. in ia_css_pipeline_create_and_add_stage()
303 /* Create the new stage */ in ia_css_pipeline_create_and_add_stage()
[all …]
/linux/tools/testing/selftests/liveupdate/
H A Dluo_kexec_simple.c21 /* Stage 1: Executed before the kexec reboot. */
26 ksft_print_msg("[STAGE 1] Starting pre-kexec setup...\n"); in run_stage_1()
28 ksft_print_msg("[STAGE 1] Creating state file for next stage (2)...\n"); in run_stage_1()
31 ksft_print_msg("[STAGE 1] Creating session '%s' and preserving memfd...\n", in run_stage_1()
47 /* Stage 2: Executed after the kexec reboot. */
50 int session_fd, mfd, stage; in run_stage_2() local
52 ksft_print_msg("[STAGE 2] Starting post-kexec verification...\n"); in run_stage_2()
54 restore_and_read_stage(state_session_fd, STATE_MEMFD_TOKEN, &stage); in run_stage_2()
55 if (stage != 2) in run_stage_2()
56 fail_exit("Expected stage 2, but state file contains %d", stage); in run_stage_2()
[all …]
H A Dluo_multi_session.c30 /* Stage 1: Executed before the kexec reboot. */
35 ksft_print_msg("[STAGE 1] Starting pre-kexec setup for multi-session test...\n"); in run_stage_1()
37 ksft_print_msg("[STAGE 1] Creating state file for next stage (2)...\n"); in run_stage_1()
40 ksft_print_msg("[STAGE 1] Creating empty sessions '%s' and '%s'...\n", in run_stage_1()
50 ksft_print_msg("[STAGE 1] Creating session '%s' with one memfd...\n", in run_stage_1()
61 ksft_print_msg("[STAGE 1] Creating session '%s' with two memfds...\n", in run_stage_1()
80 /* Stage 2: Executed after the kexec reboot. */
84 int mfd1, mfd2, mfd3, stage; in run_stage_2() local
86 ksft_print_msg("[STAGE 2] Starting post-kexec verification...\n"); in run_stage_2()
88 restore_and_read_stage(state_session_fd, STATE_MEMFD_TOKEN, &stage); in run_stage_2()
[all …]
H A Dluo_test_utils.c156 void restore_and_read_stage(int state_session_fd, int token, int *stage) in restore_and_read_stage() argument
168 *stage = atoi(buf); in restore_and_read_stage()
177 ksft_print_msg("[STAGE 1] Forking persistent child to hold sessions...\n"); in daemonize_and_wait()
184 ksft_print_msg("[STAGE 1] Child PID: %d. Resources are pinned.\n", pid); in daemonize_and_wait()
185 ksft_print_msg("[STAGE 1] You may now perform kexec reboot.\n"); in daemonize_and_wait()
208 {"stage", required_argument, 0, 's'}, in parse_stage_args()
212 int stage = 1; in parse_stage_args() local
219 stage = atoi(optarg); in parse_stage_args()
220 if (stage != 1 && stage != 2) in parse_stage_args()
221 fail_exit("Invalid stage argument"); in parse_stage_args()
[all …]
/linux/arch/riscv/errata/thead/
H A Derrata.c27 static bool errata_probe_mae(unsigned int stage, in errata_probe_mae() argument
36 if (stage != RISCV_ALTERNATIVES_EARLY_BOOT && in errata_probe_mae()
37 stage != RISCV_ALTERNATIVES_MODULE) in errata_probe_mae()
109 static bool errata_probe_cmo(unsigned int stage, in errata_probe_cmo() argument
118 if (stage == RISCV_ALTERNATIVES_EARLY_BOOT) in errata_probe_cmo()
121 if (stage == RISCV_ALTERNATIVES_BOOT) { in errata_probe_cmo()
130 static bool errata_probe_pmu(unsigned int stage, in errata_probe_pmu() argument
140 if (stage == RISCV_ALTERNATIVES_EARLY_BOOT) in errata_probe_pmu()
146 static bool errata_probe_ghostwrite(unsigned int stage, in errata_probe_ghostwrite() argument
163 if (stage != RISCV_ALTERNATIVES_EARLY_BOOT) in errata_probe_ghostwrite()
[all …]
/linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a510/
H A Dpipeline.json39 …on is stalled and there is an interlock. Stall cycles due to a stall in the Wr stage are excluded",
42 …ion is stalled and there is an interlock. Stall cycles due to a stall in the Wr stage are excluded"
45 …iting for data to calculate the address. Stall cycles due to a stall in the Wr stage are excluded",
48 …aiting for data to calculate the address. Stall cycles due to a stall in the Wr stage are excluded"
51 …ock that is caused by a VPU instruction. Stall cycles due to a stall in the Wr stage are excluded",
54 …lock that is caused by a VPU instruction. Stall cycles due to a stall in the Wr stage are excluded"
57 …backend, load. This event counts every cycle where there is a stall in the Wr stage due to a load",
60 … backend, load. This event counts every cycle where there is a stall in the Wr stage due to a load"
63 …ckend, store. This event counts every cycle where there is a stall in the Wr stage due to a store",
66 …ackend, store. This event counts every cycle where there is a stall in the Wr stage due to a store"
[all …]
/linux/drivers/watchdog/
H A Dkempld_wdt.c10 * First the pretimeout stage runs out before the timeout stage gets
77 struct kempld_wdt_stage stage[KEMPLD_WDT_MAX_STAGES]; member
103 struct kempld_wdt_stage *stage, in kempld_wdt_set_stage_action() argument
109 if (!stage || !stage->mask) in kempld_wdt_set_stage_action()
113 stage_cfg = kempld_read8(pld, KEMPLD_WDT_STAGE_CFG(stage->id)); in kempld_wdt_set_stage_action()
122 kempld_write8(pld, KEMPLD_WDT_STAGE_CFG(stage->id), stage_cfg); in kempld_wdt_set_stage_action()
129 struct kempld_wdt_stage *stage, in kempld_wdt_set_stage_timeout() argument
141 if (!stage) in kempld_wdt_set_stage_timeout()
149 if (stage_timeout64 > stage->mask) in kempld_wdt_set_stage_timeout()
152 stage_timeout = stage_timeout64 & stage->mask; in kempld_wdt_set_stage_timeout()
[all …]
/linux/tools/perf/pmu-events/arch/arm64/ampere/emag/
H A Dcache.json126 "PublicDescription": "Level 1 stage 2 TLB refill",
129 "BriefDescription": "L1 stage 2 TLB refill"
132 "PublicDescription": "Page walk cache level-0 stage-1 hit",
135 "BriefDescription": "Page walk, L0 stage-1 hit"
138 "PublicDescription": "Page walk cache level-1 stage-1 hit",
141 "BriefDescription": "Page walk, L1 stage-1 hit"
144 "PublicDescription": "Page walk cache level-2 stage-1 hit",
147 "BriefDescription": "Page walk, L2 stage-1 hit"
150 "PublicDescription": "Page walk cache level-1 stage-2 hit",
153 "BriefDescription": "Page walk, L1 stage-2 hit"
[all …]
/linux/tools/testing/selftests/kvm/x86/
H A Dvmx_preemption_timer_test.c162 int stage; in main() local
180 for (stage = 1;; stage++) { in main()
198 uc.args[1] == stage, "Stage %d: Unexpected register values vmexit, got %lx", in main()
199 stage, (ulong)uc.args[1]); in main()
201 * If this stage 2 then we should verify the vmx pt expiry in main()
208 if (stage == 2) { in main()
210 pr_info("Stage %d: L1 PT expiry TSC (%lu) , L1 TSC deadline (%lu)\n", in main()
211 stage, uc.args[2], uc.args[3]); in main()
213 pr_info("Stage %d: L2 PT expiry TSC (%lu) , L2 TSC deadline (%lu)\n", in main()
214 stage, uc.args[4], uc.args[5]); in main()
[all …]
H A Dset_boot_cpu_id.c61 int stage; in run_vcpu() local
63 for (stage = 0; stage < 2; stage++) { in run_vcpu()
70 uc.args[1] == stage + 1, in run_vcpu()
71 "Stage %d: Unexpected register values vmexit, got %lx", in run_vcpu()
72 stage + 1, (ulong)uc.args[1]); in run_vcpu()
76 TEST_ASSERT(stage == 1, in run_vcpu()
77 "Expected GUEST_DONE in stage 2, got stage %d", in run_vcpu()
78 stage); in run_vcpu()
H A Dhyperv_ipi.c92 int stage = 1, ipis_expected[2] = {0}; in sender_guest_code() local
95 GUEST_SYNC(stage++); in sender_guest_code()
109 GUEST_SYNC(stage++); in sender_guest_code()
116 GUEST_SYNC(stage++); in sender_guest_code()
129 GUEST_SYNC(stage++); in sender_guest_code()
138 GUEST_SYNC(stage++); in sender_guest_code()
151 GUEST_SYNC(stage++); in sender_guest_code()
160 GUEST_SYNC(stage++); in sender_guest_code()
174 GUEST_SYNC(stage++); in sender_guest_code()
183 GUEST_SYNC(stage++); in sender_guest_code()
[all …]
H A Dhyperv_tlb_flush.c205 int i, stage = 1; in sender_guest_code() local
212 GUEST_SYNC(stage++); in sender_guest_code()
224 GUEST_SYNC(stage++); in sender_guest_code()
238 GUEST_SYNC(stage++); in sender_guest_code()
251 GUEST_SYNC(stage++); in sender_guest_code()
266 GUEST_SYNC(stage++); in sender_guest_code()
281 GUEST_SYNC(stage++); in sender_guest_code()
299 GUEST_SYNC(stage++); in sender_guest_code()
317 GUEST_SYNC(stage++); in sender_guest_code()
338 GUEST_SYNC(stage++); in sender_guest_code()
[all …]
H A Dsmm_test.c35 * SMI handler always report back fixed stage SMRAM_STAGE.
122 int stage, stage_reported; in main() local
143 for (stage = 1;; stage++) { in main()
155 TEST_ASSERT(stage_reported == stage || in main()
157 "Unexpected stage: #%x, got %x", in main()
158 stage, stage_reported); in main()
164 if (stage == 8) { in main()
173 if (stage == 10) in main()
H A Dhyperv_clock.c212 int stage; in main() local
229 for (stage = 1;; stage++) { in main()
241 TEST_ASSERT(stage == 11, "Testing ended prematurely, stage %d", in main()
242 stage); in main()
249 uc.args[1] == stage, in main()
250 "Stage %d: Unexpected register values vmexit, got %lx", in main()
251 stage, (ulong)uc.args[1]); in main()
254 if (stage == 7 || stage == 8 || stage == 10) { in main()
/linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a55/
H A Dpipeline.json39 … is due to an FPU/NEON instruction. Stall cycles due to a stall in the Wr stage (typically awaitin…
42 … is due to an FPU/NEON instruction. Stall cycles due to a stall in the Wr stage (typically awaitin…
45 …to the backend, load.This event counts every cycle there is a stall in the Wr stage due to a load",
48 … to the backend, load.This event counts every cycle there is a stall in the Wr stage due to a load"
51 … the backend, store.This event counts every cycle there is a stall in the Wr stage due to a store",
54 …o the backend, store.This event counts every cycle there is a stall in the Wr stage due to a store"
57 …load, cache miss.This event counts every cycle there is a stall in the Wr stage due to a load whic…
60 …load, cache miss.This event counts every cycle there is a stall in the Wr stage due to a load whic…
63 …, load, TLB miss.This event counts every cycle there is a stall in the Wr stage due to a load whic…
66 …, load, TLB miss.This event counts every cycle there is a stall in the Wr stage due to a load whic…
[all …]
/linux/tools/testing/selftests/kvm/arm64/
H A Dhypercalls.c59 static int stage = TEST_STAGE_REG_IFACE; variable
113 switch (stage) { in guest_test_hvc()
117 "a0 = 0x%lx, func_id = 0x%x, arg1 = 0x%lx, stage = %u", in guest_test_hvc()
118 res.a0, hc_info->func_id, hc_info->arg1, stage); in guest_test_hvc()
122 "a0 = 0x%lx, func_id = 0x%x, arg1 = 0x%lx, stage = %u", in guest_test_hvc()
123 res.a0, hc_info->func_id, hc_info->arg1, stage); in guest_test_hvc()
126 GUEST_FAIL("Unexpected stage = %u", stage); in guest_test_hvc()
133 while (stage != TEST_STAGE_END) { in guest_code()
134 switch (stage) { in guest_code()
145 GUEST_FAIL("Unexpected stage = %u", stage); in guest_code()
[all …]
/linux/drivers/thermal/qcom/
H A Dqcom-spmi-temp-alarm.c90 * for each stage independently.
120 /* Temperature in Milli Celsius reported during stage 0 if no ADC is present */
140 unsigned int stage; member
143 /* protects .thresh, .stage and chip registers */
152 /* This array maps from GEN2 alarm state to GEN1 alarm stage */
175 * specified over-temperature stage
177 * @stage: Over-temperature stage
181 static long qpnp_tm_decode_temp(struct qpnp_tm_chip *chip, unsigned int stage) in qpnp_tm_decode_temp() argument
183 if (stage == 0 || stage > STAGE_COUNT) in qpnp_tm_decode_temp()
186 return chip->temp_thresh_map[stage - 1]; in qpnp_tm_decode_temp()
[all …]
/linux/tools/testing/selftests/kvm/s390/
H A Dtprot.c63 enum stage { enum
73 enum stage stage; member
139 static enum stage perform_next_stage(int *i, bool mapped_0) in perform_next_stage()
141 enum stage stage = tests[*i].stage; in perform_next_stage() local
145 for (; tests[*i].stage == stage; (*i)++) { in perform_next_stage()
163 return stage; in perform_next_stage()
185 #define HOST_SYNC_NO_TAP(vcpup, stage) \ argument
189 int __stage = (stage); \
199 #define HOST_SYNC(vcpu, stage) \ argument
201 HOST_SYNC_NO_TAP(vcpu, stage); \
[all …]
/linux/Documentation/leds/
H A Dleds-sc27xx.rst16 for the high stage. To be compatible with the hardware pattern
17 format, we should set brightness as 0 for rise stage, fall
18 stage and low stage.
20 - Min stage duration: 125 ms
21 - Max stage duration: 31875 ms
23 Since the stage duration step is 125 ms, the duration should be
/linux/tools/testing/selftests/tc-testing/
H A DTdcPlugin.py43 def adjust_command(self, stage, command): argument
46 print(' -- {}.adjust_command {}'.format(self.sub_class, stage))
48 # if stage == 'pre':
50 # elif stage == 'setup':
52 # elif stage == 'execute':
54 # elif stage == 'verify':
56 # elif stage == 'teardown':
58 # elif stage == 'post':
/linux/drivers/net/wwan/iosm/
H A Diosm_ipc_mmio.c22 /* CP execution stage */
47 * execution stage into mmio area
51 /* check if exec stage has one of the valid values */
52 static bool ipc_mmio_is_valid_exec_stage(enum ipc_mem_exec_stage stage) in ipc_mmio_is_valid_exec_stage() argument
54 switch (stage) { in ipc_mmio_is_valid_exec_stage()
87 enum ipc_mem_exec_stage stage; in ipc_mmio_init() local
98 /* Check for a valid execution stage to make sure that the boot code in ipc_mmio_init()
102 stage = ipc_mmio_get_exec_stage(ipc_mmio); in ipc_mmio_init()
103 if (ipc_mmio_is_valid_exec_stage(stage)) in ipc_mmio_init()
110 dev_err(ipc_mmio->dev, "invalid exec stage %X", stage); in ipc_mmio_init()
/linux/drivers/net/ethernet/microchip/vcap/
H A Dvcap_api.h17 #define VCAP_CID_INGRESS_L0 1000000 /* Ingress Stage 1 Lookup 0 */
18 #define VCAP_CID_INGRESS_L1 1100000 /* Ingress Stage 1 Lookup 1 */
19 #define VCAP_CID_INGRESS_L2 1200000 /* Ingress Stage 1 Lookup 2 */
20 #define VCAP_CID_INGRESS_L3 1300000 /* Ingress Stage 1 Lookup 3 */
21 #define VCAP_CID_INGRESS_L4 1400000 /* Ingress Stage 1 Lookup 4 */
22 #define VCAP_CID_INGRESS_L5 1500000 /* Ingress Stage 1 Lookup 5 */
24 #define VCAP_CID_PREROUTING_IPV6 3000000 /* Prerouting Stage */
25 #define VCAP_CID_PREROUTING 6000000 /* Prerouting Stage */
27 #define VCAP_CID_INGRESS_STAGE2_L0 8000000 /* Ingress Stage 2 Lookup 0 */
28 #define VCAP_CID_INGRESS_STAGE2_L1 8100000 /* Ingress Stage 2 Lookup 1 */
[all …]
/linux/arch/powerpc/crypto/
H A Daesp10-ppc.pl122 my ($stage,$outperm,$outmask,$outhead,$outtail)=map("v$_",(7..11));
204 vsel $stage,$outhead,$outtail,$outmask
207 stvx $stage,0,$out
224 vsel $stage,$outhead,$outtail,$outmask
227 stvx $stage,0,$out
241 vsel $stage,$outhead,$outtail,$outmask
244 stvx $stage,0,$out
254 vsel $stage,$outhead,$outtail,$outmask
256 stvx $stage,0,$out
269 vsel $stage,$outhead,$outtail,$outmask
[all …]
/linux/tools/testing/selftests/damon/
H A D_damon_sysfs.py62 def stage(self): member in DamosAccessPattern
110 def stage(self): member in DamosQuotaGoal
158 def stage(self):
193 err = goal.stage()
220 def stage(self):
267 def stage(self):
317 def stage(self):
323 err = filter_.stage()
341 def stage(self):
363 def stage(sel
156 def stage(self): global() member in DamosQuota
214 def stage(self): global() member in DamosWatermarks
261 def stage(self): global() member in DamosFilter
311 def stage(self): global() member in DamosFilters
335 def stage(self): global() member in DamosDest
357 def stage(self): global() member in DamosDests
437 def stage(self): global() member in Damos
491 def stage(self): global() member in DamonTarget
520 def stage(self): global() member in IntervalsGoal
566 def stage(self): global() member in DamonAttrs
623 def stage(self): global() member in DamonCtx
[all...]
/linux/sound/soc/sprd/
H A Dsprd-pcm-compress.c28 /* Stage 0 IRAM buffer size definition */
36 /* Stage 1 DDR buffer size definition */
52 * The Spreadtrum Audio compress offload mode will use 2-stage DMA transfer to
58 * For 2-stage DMA transfer, we can allocate 2 buffers: IRAM buffer (always
77 /* Stage 0 IRAM buffer */
79 /* Stage 1 DDR buffer */
91 /* Stage 0 IRAM buffer received data size */
93 /* Stage 1 DDR buffer received data size */
95 /* Stage 1 DDR buffer pointer */
275 * Configure the DMA engine 2-stage transfer mode. Channel 1 set as the in sprd_platform_compr_set_params()
[all …]

12345678910>>...35