Home
last modified time | relevance | path

Searched full:sdr (Results 1 – 25 of 97) sorted by relevance

1234

/freebsd/sys/contrib/device-tree/Bindings/arm/altera/
H A Dsocfpga-sdram-controller.txt4 - compatible : Should contain "altr,sdr-ctl" and "syscon".
9 sdr: sdr@ffc25000 {
10 compatible = "altr,sdr-ctl", "syscon";
H A Dsocfpga-sdram-edac.txt6 - altr,sdr-syscon : phandle of the sdr module
13 altr,sdr-syscon = <&sdr>;
/freebsd/sys/contrib/device-tree/Bindings/mmc/
H A Dexynos-dw-mshc.txt32 * samsung,dw-mshc-sdr-timing: Specifies the value of CIU clock phase shift value
44 Notes for the sdr-timing and ddr-timing values:
50 Valid values for SDR and DDR CIU clock timing for Exynos5250:
89 samsung,dw-mshc-sdr-timing = <2 3>;
H A Dsamsung,exynos-dw-mshc.yaml84 Valid values for SDR and DDR CIU clock timing::
92 samsung,dw-mshc-sdr-timing:
119 - samsung,dw-mshc-sdr-timing
155 samsung,dw-mshc-sdr-timing = <0 4>;
H A Dmarvell,xenon-sdhci.txt83 Only available when bus frequency lower than 55MHz in SDR mode.
85 always occur with PHY enabled in eMMC HS SDR, SD SDR12, SD SDR25,
H A Dmarvell,xenon-sdhci.yaml126 Only available when bus frequency lower than 55MHz in SDR mode.
128 always occur with PHY enabled in eMMC HS SDR, SD SDR12, SD SDR25,
/freebsd/sys/contrib/device-tree/src/powerpc/
H A Dredwood.dts95 SDR0: sdr {
96 compatible = "ibm,sdr-460sx";
249 sdr-base = <0x300>;
290 sdr-base = <0x340>;
331 sdr-base = <0x370>;
H A Dkatmai.dts102 SDR0: sdr {
103 compatible = "ibm,sdr-440spe";
333 sdr-base = <0x300>;
374 sdr-base = <0x340>;
415 sdr-base = <0x370>;
H A Dicon.dts98 SDR0: sdr {
99 compatible = "ibm,sdr-440spe";
322 sdr-base = <0x300>;
363 sdr-base = <0x340>;
H A Drainier.dts91 SDR0: sdr {
92 compatible = "ibm,sdr-440grx", "ibm,sdr-440ep";
H A Dbluestone.dts103 SDR0: sdr {
104 compatible = "ibm,sdr-apm821xx";
339 sdr-base = <0x300>;
H A Dcanyonlands.dts98 SDR0: sdr {
99 compatible = "ibm,sdr-460ex";
475 sdr-base = <0x300>;
517 sdr-base = <0x340>;
H A Dsequoia.dts91 SDR0: sdr {
92 compatible = "ibm,sdr-440epx", "ibm,sdr-440ep";
H A Dglacier.dts100 SDR0: sdr {
101 compatible = "ibm,sdr-460gt";
503 sdr-base = <0x300>;
545 sdr-base = <0x340>;
/freebsd/sys/contrib/device-tree/src/arm/samsung/
H A Dexynos5260-xyref5260.dts99 samsung,dw-mshc-sdr-timing = <0 4>;
111 samsung,dw-mshc-sdr-timing = <2 3>;
H A Dexynos5410-smdk5410.dts71 samsung,dw-mshc-sdr-timing = <2 3>;
81 samsung,dw-mshc-sdr-timing = <2 3>;
/freebsd/sys/dev/mmc/host/
H A Ddwmmc_samsung.c89 if ((len = OF_getproplen(node, "samsung,dw-mshc-sdr-timing")) <= 0) in samsung_dwmmc_attach()
91 OF_getencprop(node, "samsung,dw-mshc-sdr-timing", dts_value, len); in samsung_dwmmc_attach()
/freebsd/sys/contrib/device-tree/src/arm64/altera/
H A Dsocfpga_stratix10.dtsi576 sdr: sdr@f8011100 { label
577 compatible = "altr,sdr-ctl", "syscon";
594 altr,sdr-syscon = <&sdr>;
/freebsd/sys/contrib/device-tree/src/arm64/intel/
H A Dsocfpga_agilex.dtsi596 sdr: sdr@f8011100 { label
597 compatible = "altr,sdr-ctl", "syscon";
614 altr,sdr-syscon = <&sdr>;
/freebsd/contrib/llvm-project/llvm/include/llvm/ExecutionEngine/Orc/Shared/
H A DWrapperFunctionUtils.h493 auto SendSerializedResult = [SDR = std::move(SendDeserializedResult)]( in callAsync()
499 SDR(make_error<StringError>(ErrMsg, inconvertibleErrorCode()), in callAsync()
507 SDR(std::move(Err), std::move(RetVal)); in callAsync()
511 SDR(Error::success(), std::move(RetVal)); in callAsync()
570 [SDR = std::move(SendDeserializedResult)](Error SerializeErr, in callAsync()
572 SDR(std::move(SerializeErr)); in callAsync()
/freebsd/sys/contrib/device-tree/src/arm/ti/omap/
H A Dam5729-beagleboneai.dts557 /* SDR12: SDR up to 25 MHz (1.8 V signaling). */
558 /* SDR25: SDR up to 50 MHz (1.8 V signaling). */
559 /* SDR50: SDR up to 100 MHz (1.8 V signaling). */
560 /* SDR104: SDR up to 208 MHz (1.8 V signaling) */
/freebsd/sys/contrib/device-tree/Bindings/input/
H A De3x0-button.txt3 This module is part of the NI Ettus Research USRP E3x0 SDR.
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/
H A Dti-aemif.txt7 per chip select. Synchronous memories such as DDR1 SD RAM, SDR SDRAM
8 and Mobile SDR are not supported.
/freebsd/sys/contrib/device-tree/Bindings/mfd/
H A Dsyscon.yaml36 - altr,sdr-ctl
133 - altr,sdr-ctl
/freebsd/sys/contrib/device-tree/src/arm/intel/socfpga/
H A Dsocfpga_arria10.dtsi642 sdr: sdr@ffcfb100 { label
643 compatible = "altr,sdr-ctl", "syscon";
704 altr,sdr-syscon = <&sdr>;

1234