Searched full:sclk_uart0 (Results 1 – 25 of 54) sorted by relevance
123
| /freebsd/sys/contrib/device-tree/Bindings/clock/ |
| H A D | rockchip,rk3528-cru.yaml | 14 controller for SoC peripherals. For example, it provides SCLK_UART0 and
|
| H A D | rockchip,rk3036-cru.txt | 55 clocks = <&cru SCLK_UART0>;
|
| H A D | rockchip,rk3228-cru.txt | 57 clocks = <&cru SCLK_UART0>;
|
| H A D | rockchip,rk3328-cru.txt | 57 clocks = <&cru SCLK_UART0>;
|
| H A D | rockchip,rv1108-cru.txt | 58 clocks = <&cru SCLK_UART0>;
|
| H A D | rockchip,rk3188-cru.txt | 60 clocks = <&cru SCLK_UART0>;
|
| H A D | rockchip,rk3308-cru.txt | 55 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
|
| H A D | rockchip,rk3368-cru.txt | 60 clocks = <&cru SCLK_UART0>;
|
| H A D | exynos7-clock.txt | 74 - sclk_uart0
|
| H A D | rockchip,rk3288-cru.txt | 66 clocks = <&cru SCLK_UART0>;
|
| H A D | rockchip,rk3399-cru.txt | 63 clocks = <&cru SCLK_UART0>, <&cru PCLK_UART0>;
|
| H A D | samsung,s5pv210-clock.txt | 76 <&clocks SCLK_UART0>;
|
| H A D | samsung,exynos7-clock.yaml | 133 - const: sclk_uart0
|
| /freebsd/sys/dev/clk/rockchip/ |
| H A D | rk3568_pmucru.c | 175 GATE(SCLK_UART0, "sclk_uart0", "sclk_uart0_mux", 1, 5),
|
| H A D | rk3399_cru_dt.h | 29 #define SCLK_UART0 81 macro
|
| /freebsd/sys/contrib/device-tree/include/dt-bindings/clock/ |
| H A D | rk3036-cru.h | 23 #define SCLK_UART0 77 macro
|
| H A D | exynos7-clk.h | 79 #define SCLK_UART0 2 macro
|
| H A D | s5pv210.h | 197 #define SCLK_UART0 175 macro
|
| H A D | rk3188-cru-common.h | 20 #define SCLK_UART0 64 macro
|
| H A D | rk3128-cru.h | 25 #define SCLK_UART0 77 macro
|
| H A D | rk3228-cru.h | 24 #define SCLK_UART0 77 macro
|
| H A D | rv1108-cru.h | 22 #define SCLK_UART0 72 macro
|
| H A D | rk3308-cru.h | 21 #define SCLK_UART0 17 macro
|
| H A D | rk3328-cru.h | 27 #define SCLK_UART0 38 macro
|
| H A D | rk3368-cru.h | 30 #define SCLK_UART0 77 macro
|
123