Home
last modified time | relevance | path

Searched full:rgmii (Results 1 – 25 of 745) sorted by relevance

12345678910>>...30

/linux/Documentation/devicetree/bindings/net/
H A Dmotorcomm,yt8xxx.yaml23 RGMII RX Clock Delay used only when PHY operates in RGMII mode with
24 internal delay (phy-mode is 'rgmii-id' or 'rgmii-rxid') in pico-seconds.
32 RGMII TX Clock Delay used only when PHY operates in RGMII mode with
33 internal delay (phy-mode is 'rgmii-id' or 'rgmii-txid') in pico-seconds.
57 drive strength of rx_clk rgmii pad.
58 The YT8531 RGMII LDO voltage supports 1.8V/3.3V, and the LDO voltage can
74 drive strength of rx_data/rx_ctl rgmii pad.
75 The YT8531 RGMII LDO voltage supports 1.8V/3.3V, and the LDO voltage can
97 Use original or inverted RGMII Transmit PHY Clock to drive the RGMII
103 Use original or inverted RGMII Transmit PHY Clock to drive the RGMII
[all …]
H A Dibm,emac.txt5 special McMAL DMA controller, and sometimes an RGMII or ZMII
45 Supported values are: "mii", "rmii", "smii", "rgmii",
47 For Axon on CAB, it is "rgmii"
55 - rgmii-device : 1 cell, required iff connected to an RGMII. phandle
56 of the RGMII device node.
57 For Axon: phandle of plb5/plb4/opb/rgmii
58 - rgmii-channel : 1 cell, required iff connected to an RGMII. Which
59 RGMII channel is used by this EMAC.
143 phy-mode = "rgmii";
146 rgmii-device = <&RGMII0>;
[all …]
H A Dadi,adin.yaml21 RGMII RX Clock Delay used only when PHY operates in RGMII mode with
22 internal delay (phy-mode is 'rgmii-id' or 'rgmii-rxid') in pico-seconds.
28 RGMII TX Clock Delay used only when PHY operates in RGMII mode with
29 internal delay (phy-mode is 'rgmii-id' or 'rgmii-txid') in pico-seconds.
63 phy-mode = "rgmii-id";
H A Dxlnx,gmii-to-rgmii.yaml4 $id: http://devicetree.org/schemas/net/xlnx,gmii-to-rgmii.yaml#
7 title: Xilinx GMII to RGMII Converter
14 Independent Interface (RGMII) core provides the RGMII between RGMII-compliant
24 const: xlnx,gmii-to-rgmii-1.0
55 compatible = "xlnx,gmii-to-rgmii-1.0";
H A Dtesla,fsd-ethqos.yaml44 - description: PERIC RGMII clock
65 - rgmii
66 - rgmii-id
67 - rgmii-rxid
68 - rgmii-txid
114 phy-mode = "rgmii-id";
H A Dfaraday,ftgmac100.yaml46 - rgmii
47 - rgmii-id
48 - rgmii-rxid
49 - rgmii-txid
109 phy-mode = "rgmii";
H A Dmediatek-dwmac.yaml85 For MT2712 RGMII interface, Allowed value need to be a multiple of 170,
89 For MT8188/MT8195 RGMII/RMII/MII interface, Allowed value need to be a multiple of 290,
95 For MT2712 RGMII interface, Allowed value need to be a multiple of 170,
99 For MT8188/MT8195 RGMII/RMII/MII interface, Allowed value need to be a multiple
118 1. tx clock will be inversed in MII/RGMII case,
128 1. rx clock will be inversed in MII/RGMII case.
165 phy-mode = "rgmii-rxid";
H A Dqcom,ethqos.yaml43 - const: rgmii
68 - rgmii
99 reg-names = "stmmaceth", "rgmii";
100 clock-names = "stmmaceth", "pclk", "ptp_ref", "rgmii";
122 phy-mode = "rgmii";
H A Dti,dp83867.yaml25 Media Independent Interface (GMII) or Reduced GMII (RGMII).
81 RGMII Receive Clock Delay - see dt-bindings/net/ti-dp83867.h
88 RGMII Transmit Clock Delay - see dt-bindings/net/ti-dp83867.h
95 PHY_INTERFACE_MODE_RGMII, by default, does not behave as RGMII with no
97 should use "rgmii-id" if internal delays are desired as this may be
98 changed in future to cause "rgmii" mode to disable delays.
H A Dengleder,tsnep.yaml56 - rgmii
57 - rgmii-id
87 phy-mode = "rgmii";
107 phy-mode = "rgmii";
/linux/drivers/net/ethernet/ibm/emac/
H A Drgmii.h3 * drivers/net/ethernet/ibm/emac/rgmii.h
5 * Driver for PowerPC 4xx on-chip ethernet controller, RGMII bridge support.
25 /* RGMII bridge type */
29 /* RGMII bridge */
35 /* RGMII device */
39 /* RGMII bridge flags */
46 /* number of EMACs using this RGMII bridge */
/linux/arch/powerpc/boot/dts/
H A Deiger.dts278 RGMII0: emac-rgmii@ef600900 {
279 compatible = "ibm,rgmii-460sx", "ibm,rgmii";
284 RGMII1: emac-rgmii@ef600920 {
285 compatible = "ibm,rgmii-460sx", "ibm,rgmii";
320 phy-mode = "rgmii";
322 rgmii-device = <&RGMII0>;
323 rgmii-channel = <0>;
350 phy-mode = "rgmii";
352 rgmii-device = <&RGMII0>;
353 rgmii-channel = <1>;
[all …]
H A Dglacier.dts315 RGMII0: emac-rgmii@ef601500 {
316 compatible = "ibm,rgmii-460gt", "ibm,rgmii";
321 RGMII1: emac-rgmii@ef601600 {
322 compatible = "ibm,rgmii-460gt", "ibm,rgmii";
357 phy-mode = "rgmii";
359 rgmii-device = <&RGMII0>;
360 rgmii-channel = <0>;
387 phy-mode = "rgmii";
389 rgmii-device = <&RGMII0>;
390 rgmii-channel = <1>;
[all …]
H A Drainier.dts252 RGMII0: emac-rgmii@ef601000 {
253 compatible = "ibm,rgmii-440grx", "ibm,rgmii";
277 phy-mode = "rgmii";
281 rgmii-device = <&RGMII0>;
282 rgmii-channel = <0>;
306 phy-mode = "rgmii";
310 rgmii-device = <&RGMII0>;
311 rgmii-channel = <1>;
/linux/drivers/net/ethernet/apm/xgene-v2/
H A Dmac.c21 u32 intf_ctrl, rgmii; in xge_mac_set_speed() local
26 rgmii = xge_rd_csr(pdata, RGMII_REG_0); in xge_mac_set_speed()
37 SET_REG_BIT(&rgmii, CFG_SPEED_125, 0); in xge_mac_set_speed()
44 SET_REG_BIT(&rgmii, CFG_SPEED_125, 0); in xge_mac_set_speed()
51 SET_REG_BIT(&rgmii, CFG_SPEED_125, 1); in xge_mac_set_speed()
60 xge_wr_csr(pdata, RGMII_REG_0, rgmii); in xge_mac_set_speed()
/linux/Documentation/devicetree/bindings/net/dsa/
H A Dmicrochip,lan937x.yaml49 - rgmii
50 - rgmii-id
51 - rgmii-txid
52 - rgmii-rxid
125 phy-mode = "rgmii";
139 phy-mode = "rgmii";
H A Darrow,xrs700x.yaml18 RGMII ports and one RMII port and are managed via i2c or mdio.
54 phy-mode = "rgmii-id";
60 phy-mode = "rgmii-id";
65 phy-mode = "rgmii-id";
/linux/drivers/net/ethernet/stmicro/stmmac/
H A Ddwmac-meson8b.c36 * cycle of the 125MHz RGMII TX clock):
74 * Each step is 200ps. These bits are used with external RGMII PHYs
75 * because RGMII RX only has the small window. cfg_rxclk_dly can
220 /* enable RGMII mode */ in meson8b_set_phy_mode()
226 /* disable RGMII mode -> enables RMII mode */ in meson8b_set_phy_mode()
246 /* enable RGMII mode */ in meson_axg_set_phy_mode()
252 /* disable RGMII mode -> enables RMII mode */ in meson_axg_set_phy_mode()
355 /* only relevant for RMII mode -> disable in RGMII mode */ in meson8b_init_prg_eth()
359 /* Configure the 125MHz RGMII TX clock, the IP block changes in meson8b_init_prg_eth()
367 "failed to set RGMII TX clock\n"); in meson8b_init_prg_eth()
[all …]
/linux/arch/mips/include/asm/octeon/
H A Dcvmx-wqe.h330 * - 2 = jabber error: the RGMII packet was too large
332 * - 3 = overrun error: the RGMII packet is longer
334 * - 4 = oversize error: the RGMII packet is longer
336 * - 5 = alignment error: the RGMII packet is not an
339 * - 6 = fragment error: the RGMII packet is shorter
341 * - 7 = GMX FCS error: the RGMII packet had an FCS
343 * - 8 = undersize error: the RGMII packet is shorter
345 * - 9 = extend error: the RGMII packet had an extend
347 * - 10 = length mismatch error: the RGMII packet had
350 * - 11 = RGMII RX error/SPI4 DIP4 Error: the RGMII
[all …]
H A Dcvmx-helper-rgmii.h31 * Functions for RGMII/GMII/MII initialization, configuration,
39 * Probe RGMII ports and determine the number present
43 * Returns Number of RGMII/GMII/MII ports (0-4).
49 * Put an RGMII interface in loopback mode. Internal packets sent
59 * to get RGMII to function on the supplied interface.
/linux/arch/mips/cavium-octeon/executive/
H A Dcvmx-helper-rgmii.c29 * Functions for RGMII/GMII/MII initialization, configuration,
46 * Probe RGMII ports and determine the number present
50 * Returns Number of RGMII/GMII/MII ports (0-4).
61 cvmx_dprintf("ERROR: RGMII initialize called in " in __cvmx_helper_rgmii_probe()
92 * Put an RGMII interface in loopback mode. Internal packets sent
153 * to get RGMII to function on the supplied interface.
177 /* Configure the ASX registers needed to use the RGMII ports */ in __cvmx_helper_rgmii_enable()
186 /* Configure the GMX registers needed to use the RGMII ports */ in __cvmx_helper_rgmii_enable()
197 * Configure more flexible RGMII preamble in __cvmx_helper_rgmii_enable()
408 * 0 1 X 0 Port 0 is RGMII in __cvmx_helper_rgmii_link_set()
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dtqmls104xa-mbls10xxa-fman.dtsi22 phy-connection-type = "rgmii";
23 phy-mode = "rgmii-id";
29 phy-connection-type = "rgmii";
30 phy-mode = "rgmii-id";
/linux/Documentation/devicetree/bindings/clock/
H A Dstarfive,jh7110-aoncrg.yaml23 - description: GMAC0 RMII reference or GMAC0 RGMII RX
30 - description: GMAC0 RMII reference or GMAC0 RGMII RX
31 - description: STG AXI/AHB or GMAC0 RGMII RX
39 - description: GMAC0 RGMII RX
/linux/Documentation/ABI/testing/
H A Dsysfs-class-net-phydev52 rmii, rgmii, rgmii-id, rgmii-rxid, rgmii-txid, rtbi, smii
/linux/drivers/net/dsa/microchip/
H A Dlan937x_main.c29 * Port 5 is connected to an RGMII interface without a PHY. The values
37 [4] = LAN937X_NO_PHY, /* Port 5, RGMII 2 */
50 [4] = LAN937X_NO_PHY, /* Port 5, RGMII 2 */
51 [5] = LAN937X_NO_PHY, /* Port 6, RGMII 1 */
64 [4] = LAN937X_NO_PHY, /* Port 5, RGMII 2 */
65 [5] = LAN937X_NO_PHY, /* Port 6, RGMII 1 */
80 [4] = LAN937X_NO_PHY, /* Port 5, RGMII 2 */
81 [5] = LAN937X_NO_PHY, /* Port 6, RGMII 1 */
96 [4] = LAN937X_NO_PHY, /* Port 5, RGMII 2 */
97 [5] = LAN937X_NO_PHY, /* Port 6, RGMII 1 */
[all …]

12345678910>>...30