Home
last modified time | relevance | path

Searched full:reg10 (Results 1 – 25 of 49) sorted by relevance

12

/linux/drivers/media/dvb-frontends/
H A Dts2020.c196 u8 buf[3], reg10, lpf_mxdiv, mlpf_max, mlpf_min, nlpf; in ts2020_set_params() local
210 reg10 = 0x10; in ts2020_set_params()
213 reg10 = 0x00; in ts2020_set_params()
227 reg10 |= 0x01; in ts2020_set_params()
228 ret = regmap_write(priv->regmap, 0x10, reg10); in ts2020_set_params()
231 reg10 |= 0x0b; in ts2020_set_params()
232 ret = regmap_write(priv->regmap, 0x10, reg10); in ts2020_set_params()
/linux/Documentation/devicetree/bindings/regulator/
H A Dactive-semi,act8846.yaml38 description: Handle to the INL3 input supply (REG10-12)
145 REG10 {
/linux/drivers/media/usb/gspca/
H A Dsonixb.c722 int reg10, reg11, reg10_max; in setexposure() local
725 tline * 2 * reg10 as formula for calculating texpo, the in setexposure()
727 tline * 4 * reg10, which explains why the reg10max we've in setexposure()
749 reg10 = (gspca_dev->exposure->val / 2) * reg10_max in setexposure()
751 reg10 = (gspca_dev->exposure->val * 15 * reg10_max) in setexposure()
758 if (gspca_dev->autogain->val && reg10 < 10) in setexposure()
759 reg10 = 10; in setexposure()
760 else if (reg10 > reg10_max) in setexposure()
761 reg10 = reg10_max; in setexposure()
765 i2c[3] = reg10; in setexposure()
H A Dconex.c222 static const __u8 reg10[] = { 0xb1, 0xb1 }; variable
239 reg_w(gspca_dev, 0x0010, reg10, 2); in cx_sensor()
259 reg_w(gspca_dev, 0x0010, reg10, 2); in cx_sensor()
661 reg_w(gspca_dev, 0x0010, reg10, 2); in cx11646_jpeg()
710 reg_w(gspca_dev, 0x0010, reg10, 2); in cx11646_jpeg()
845 reg_w(gspca_dev, 0x0010, reg10, 2); in setbrightness()
861 reg_w(gspca_dev, 0x0010, reg10, 2); in setcontrast()
H A Dpac7302.c468 u8 reg10, reg12; in setgain() local
471 reg10 = gspca_dev->gain->val; in setgain()
474 reg10 = 31; in setgain()
479 reg_w(gspca_dev, 0x10, reg10); in setgain()
H A Dsonixj.c141 /* reg10 reg11 reg12 reg13 reg14 reg15 reg16 reg17 */
152 /* reg10 reg11 reg12 reg13 reg14 reg15 reg16 reg17 */
163 /* reg10 reg11 reg12 reg13 reg14 reg15 reg16 reg17 */
174 /* reg10 reg11 reg12 reg13 reg14 reg15 reg16 reg17 */
185 /* reg10 reg11 reg12 reg13 reg14 reg15 reg16 reg17 */
196 /* reg10 reg11 reg12 reg13 reg14 reg15 reg16 reg17 */
207 /* reg10 reg11 reg12 reg13 reg14 reg15 reg16 reg17 */
218 /* reg10 reg11 reg12 reg13 reg14 reg15 reg16 reg17 */
229 /* reg10 reg11 reg12 reg13 reg14 reg15 reg16 reg17 */
240 /* reg10 reg11 reg12 reg13 reg14 reg15 reg16 reg17 */
[all …]
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3368-evb-act8846.dts117 vdd_10: REG10 {
H A Drk3588-evb2-v10.dts420 vcc_1v1_nldo_s3: dcdc-reg10 {
730 vdd_ddr_s0: dcdc-reg10 {
H A Drk3588-firefly-core-3588j.dtsi291 vcc_1v8_s3: dcdc-reg10 {
H A Drk3588-armsom-lm7.dtsi303 vcc_1v8_s3: dcdc-reg10 {
H A Drk3588-firefly-icore-3588q.dtsi288 vcc_1v8_s3: dcdc-reg10 {
H A Drk3588-edgeble-neu6a-common.dtsi320 vcc_1v8_s3: dcdc-reg10 {
H A Drk3588s-evb1-v10.dts643 vcc_1v1_nldo_s3: dcdc-reg10 {
970 vdd_ddr_s0: dcdc-reg10 {
H A Drk3588-fet3588-c.dtsi401 vcc_1v8_s3: dcdc-reg10 {
H A Drk3588-evb1-v10.dts852 vcc_1v1_nldo_s3: dcdc-reg10 {
1162 vdd_ddr_s0: dcdc-reg10 {
H A Drk3588-friendlyelec-cm3588.dtsi499 vcc_1v8_s3: dcdc-reg10 {
H A Drk3588-coolpi-cm5.dtsi499 vcc_1v8_s3: dcdc-reg10 {
H A Drk3588-toybrick-x0.dts502 vcc_1v8_s3: dcdc-reg10 {
H A Drk3576-luckfox-core3576.dtsi479 vdd_ddr_s0: dcdc-reg10 {
/linux/drivers/extcon/
H A Dextcon-lc824206xa.c105 #define REG10 0x10 macro
442 ret |= lc824206xa_write_reg(data, REG10, REG10_INIT_VALUE); in lc824206xa_probe()
/linux/arch/powerpc/include/asm/
H A Dmpc52xx.h229 u16 reserved4; /* CDM + 0x28 reg10 byte0,1 */
230 u16 mclken_div_psc1; /* CDM + 0x2a reg10 byte2,3 */
/linux/sound/soc/codecs/
H A Dtas2770.h80 /* TDM Configuration Reg10 */
/linux/drivers/regulator/
H A Dact8865-regulator.c527 ACT88xx_REG("REG10", ACT8846, REG10, VSET, "inl3"),
/linux/drivers/net/wireless/zydas/zd1211rw/
H A Dzd_rf_rf2959.c101 PDEBUG("reg10 TXRX1 rxdcfbbyps %d pcontrol %d txvgc %d"
/linux/drivers/media/platform/ti/cal/
H A Dcal_regs.h30 * which is essentially CSI2 REG10 bit 6:

12