Home
last modified time | relevance | path

Searched +full:post +full:- +full:cursor (Results 1 – 25 of 62) sorted by relevance

123

/linux/include/video/
H A Dcirrus.h2 * drivers/video/clgenfb.h - Cirrus Logic chipset constants
14 * Format this code with GNU indent '-kr -i8 -pcs' options.
27 /* OLD COMMENT: for other CL-GD542x/543x based boards.. */
46 #define CL_SEQR10 0x10 /* Graphics Cursor X Position */
47 #define CL_SEQR11 0x11 /* Graphics Cursor Y Position */
48 #define CL_SEQR12 0x12 /* Graphics Cursor Attributes */
49 #define CL_SEQR13 0x13 /* Graphics Cursor Pattern Address Offset */
50 #define CL_SEQR14 0x14 /* Scratch Pad 2 (CL-GD5426/'28 Only) (do not access!) */
51 #define CL_SEQR15 0x15 /* Scratch Pad 3 (CL-GD5426/'28 Only) (do not access!) */
52 #define CL_SEQR16 0x16 /* Performance Tuning (CL-GD5424/'26/'28 Only) */
[all …]
/linux/Documentation/devicetree/bindings/phy/
H A Dapm,xgene-phy.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/apm,xgene-phy.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: APM X-Gene 15Gbps Multi-purpose PHY
10 - Khuong Dinh <khuong@os.amperecomputing.com>
13 PHY nodes are defined to describe on-chip 15Gbps Multi-purpose PHY. Each
19 - const: apm,xgene-phy
24 '#phy-cells':
32 apm,tx-eye-tuning:
[all …]
/linux/drivers/video/fbdev/
H A Dpm3fb.c2 * linux/drivers/video/pm3fb.c -- 3DLabs Permedia3 frame buffer device
10 * Sven Luther, <luther@dpt-info.u-strasbg.fr>
16 * Copyright (C) 1998-1999 Ilario Nardinocchi (nardinoc@CS.UniBO.IT)
97 return fb_readl(par->v_regs + off); in PM3_READ_REG()
102 fb_writel(v, par->v_regs + off); in PM3_WRITE_REG()
151 int f, pre, post; in pm3fb_calculate_clock() local
158 for (post = 0; post < 5; post++) { in pm3fb_calculate_clock()
159 freq = ((2*PM3_REF_CLOCK * f) >> post) / pre; in pm3fb_calculate_clock()
161 ? reqclock - freq in pm3fb_calculate_clock()
162 : freq - reqclock; in pm3fb_calculate_clock()
[all …]
H A Dgxt4500.c1 // SPDX-License-Identifier: GPL-2.0-only
106 /* Hardware cursor */
125 #define WAT_CMAP_OFFSET 0x4104 /* 4-bit value gets << 6 */
142 #define readreg(par, reg) readl((par)->regs + (reg))
143 #define writereg(par, reg, val) writel((val), (par)->regs + (reg))
154 int pll_pd1; /* first post-divisor */
155 int pll_pd2; /* second post-divisor */
186 /* Card-specific information */
203 * the LFSR sequence that comes N-1 places before the terminal value
242 /* only deal with range 5MHz - 300MHz */ in calc_pll()
[all …]
/linux/drivers/gpu/drm/meson/
H A Dmeson_vpp.c1 // SPDX-License-Identifier: GPL-2.0-or-later
16 * DOC: Video Post Processing
18 * VPP Handles all the Post Processing after the Scanout from the VIU
19 * We handle the following post processings :
21 * - Postblend, Blends the OSD1 only
23 * - Vertical OSD Scaler for OSD1 only, we disable vertical scaler and
25 * - Intermediate FIFO with default Amlogic values
29 * - Preblend for video overlay pre-scaling
30 * - OSD2 support for cursor framebuffer
31 * - Video pre-scaling before postblend
[all …]
/linux/net/smc/
H A Dsmc.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * Shared Memory Communications over RDMA (SMC-R) and RoCE
141 u8 cons_curs_upd_req : 1; /* cursor update requested */
155 union smc_host_cursor { /* SMC cursor - an offset in an RMBE */
159 u32 count; /* cursor (= offset) part */
174 union smc_host_cursor prod; /* producer cursor */
175 union smc_host_cursor cons; /* consumer cursor,
[all...]
H A Dsmc_cdc.c1 // SPDX-License-Identifier: GPL-2.0
3 * Shared Memory Communications over RDMA (SMC-R) and RoCE
31 struct smc_connection *conn = cdcpend->conn; in smc_cdc_tx_handler()
36 sndbuf_desc = conn->sndbuf_desc; in smc_cdc_tx_handler()
38 bh_lock_sock(&smc->sk); in smc_cdc_tx_handler()
40 diff = smc_curs_diff(sndbuf_desc->len, in smc_cdc_tx_handler()
41 &cdcpend->conn->tx_curs_fin, in smc_cdc_tx_handler()
42 &cdcpend->cursor); in smc_cdc_tx_handler()
45 atomic_add(diff, &cdcpend->conn->sndbuf_space); in smc_cdc_tx_handler()
46 /* guarantee 0 <= sndbuf_space <= sndbuf_desc->len */ in smc_cdc_tx_handler()
[all …]
/linux/include/linux/
H A Dcgroup.h1 /* SPDX-License-Identifier: GPL-2.0 */
8 * Copyright (C) 2004-2006 Silicon Graphics, Inc.
29 #include <linux/cgroup-defs.h>
68 struct list_head iters_node; /* css_set->task_iters */
93 * cgroup_subsys_enabled - fast test on whether a subsys is enabled
100 * cgroup_subsys_on_dfl - fast test on whether a subsys is on default hierarchy
173 * css_for_each_child - iterate through children of a css
174 * @pos: the css * to use as the loop cursor
179 * If a subsystem synchronizes ->css_online() and the start of iteration, a
180 * css which finished ->css_online() is guaranteed to be visible in the
[all …]
H A Drbtree.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
14 See Documentation/core-api/rbtree.rst for documentation and samples.
26 #define rb_parent(r) ((struct rb_node *)((r)->__rb_parent_color & ~3))
30 #define RB_EMPTY_ROOT(root) (READ_ONCE((root)->rb_node) == NULL)
34 ((node)->__rb_parent_color == (unsigned long)(node))
36 ((node)->__rb_parent_color = (unsigned long)(node))
54 n = root->rb_node; in rb_first()
57 while (n->rb_left) in rb_first()
58 n = n->rb_left; in rb_first()
69 n = root->rb_node; in rb_last()
[all …]
/linux/include/linux/ceph/
H A Dmessenger.h1 /* SPDX-License-Identifier: GPL-2.0 */
11 #include <linux/radix-tree.h>
79 * @cursor: data cursor for reading extents
83 * receive an extent into the current cursor position, and zeroing
87 * complete, or -errno if there was an error.
90 * the provided buffer. Otherwise, it should be read into the cursor.
92 * The sparse read operation is expected to initialize the cursor
96 struct ceph_msg_data_cursor *cursor,
141 BUG_ON(!(it)->iter.bi_size); \
142 __cur_n = min((it)->iter.bi_size, __n); \
[all …]
/linux/lib/
H A Dassoc_array.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * See Documentation/core-api/assoc_array.rst for information.
27 const struct assoc_array_ptr *cursor, *ptr, *parent; in assoc_array_subtree_iterate() local
31 cursor = root; in assoc_array_subtree_iterate()
34 if (assoc_array_ptr_is_shortcut(cursor)) { in assoc_array_subtree_iterate()
36 shortcut = assoc_array_ptr_to_shortcut(cursor); in assoc_array_subtree_iterate()
37 cursor = READ_ONCE(shortcut->next_node); /* Address dependency. */ in assoc_array_subtree_iterate()
40 node = assoc_array_ptr_to_node(cursor); in assoc_array_subtree_iterate()
52 ptr = READ_ONCE(node->slots[slot]); /* Address dependency. */ in assoc_array_subtree_iterate()
71 * a particular portion of the key space cannot change - and we in assoc_array_subtree_iterate()
[all …]
/linux/Documentation/devicetree/bindings/display/bridge/
H A Danalogix,anx7625.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Xin Ji <xji@analogixsemi.com>
14 The ANX7625 is an ultra-low power 4K Mobile HD Transmitter
28 enable-gpios:
32 reset-gpios:
36 vdd10-supply:
39 vdd18-supply:
42 vdd33-supply:
[all …]
/linux/tools/perf/util/
H A Dmachine.c1 // SPDX-License-Identifier: GPL-2.0
18 #include "mem-events.h"
19 #include "mem-info.h"
23 #include "synthetic-events.h"
37 #include "bpf-event.h"
40 #include "arm64-frame-pointer-unwind-support.h"
51 return map__dso(machine->vmlinux_map); in machine__kernel_dso()
57 machine->mmap_name = strdup("[kernel.kallsyms]"); in machine__set_mmap_name()
59 machine->mmap_name = strdup("[guest.kernel.kallsyms]"); in machine__set_mmap_name()
60 else if (asprintf(&machine->mmap_name, "[guest.kernel.kallsyms.%d]", in machine__set_mmap_name()
[all …]
/linux/Documentation/admin-guide/
H A Dspkguide.txt16 Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A
25 http://linux-speakup.org/. Speakup is a set of patches to the standard
72 acntsa -- Accent SA
73 acntpc -- Accent PC
74 apollo -- Apollo
75 audptr -- Audapter
76 bns -- Braille 'n Speak
77 dectlk -- DecTalk Express (old and new, db9 serial only)
78 decext -- DecTalk (old) External
79 dtlk -- DoubleTalk PC
[all …]
/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_crtc.c1 // SPDX-License-Identifier: MIT
43 struct drm_crtc *crtc = &acrtc->base; in amdgpu_dm_crtc_handle_vblank()
44 struct drm_device *dev = crtc->dev; in amdgpu_dm_crtc_handle_vblank()
49 spin_lock_irqsave(&dev->event_lock, flags); in amdgpu_dm_crtc_handle_vblank()
51 /* Send completion event for cursor-only commits */ in amdgpu_dm_crtc_handle_vblank()
52 if (acrtc->event && acrtc->pflip_status != AMDGPU_FLIP_SUBMITTED) { in amdgpu_dm_crtc_handle_vblank()
53 drm_crtc_send_vblank_event(crtc, acrtc->event); in amdgpu_dm_crtc_handle_vblank()
55 acrtc->event = NULL; in amdgpu_dm_crtc_handle_vblank()
58 spin_unlock_irqrestore(&dev->event_lock, flags); in amdgpu_dm_crtc_handle_vblank()
65 return crtc_state->active && drm_atomic_crtc_needs_modeset(crtc_state); in amdgpu_dm_crtc_modeset_required()
[all …]
/linux/drivers/soc/fsl/qbman/
H A Dqman.c1 /* Copyright 2008 - 2016 Freescale Semiconductor, Inc.
47 /* Cache-inhibited register offsets */
68 /* Cache-enabled register offsets */
83 /* Cache-inhibited register offsets */
104 /* Cache-enabled register offsets */
121 * synchronisation for portal accesses and data-dependencies. Use of barrier()s
122 * or other order-preserving primitives simply degrade performance. Hence the
127 /* Cache-enabled ring access */
138 * ci == cache-inhibited portal register
139 * ce == cache-enabled portal register
[all …]
/linux/fs/xfs/libxfs/
H A Dxfs_alloc.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2000-2002,2005 Silicon Graphics, Inc.
40 * Size of the AGFL. For CRC-enabled filesystes we steal a couple of slots in
48 unsigned int size = mp->m_sb.sb_sectsize; in xfs_agfl_size()
51 size -= sizeof(struct xfs_agfl); in xfs_agfl_size()
90 * filesystem needs for the AGFLs. The rmap btree uses a per-AG reservation to
99 * In order to avoid ENOSPC-related deadlock caused by out-of-order locking of
117 return mp->m_sb.sb_agcount * (XFS_ALLOCBT_AGFL_RESERVE + 4); in xfs_alloc_set_aside()
123 * blocks in the AG - some are permanently used by metadata. These
125 * - the AG superblock, AGF, AGI and AGFL
[all …]
H A Dxfs_ialloc.c1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2000-2002,2005 Silicon Graphics, Inc.
37 struct xfs_btree_cur *cur, /* btree cursor */ in xfs_inobt_lookup()
42 cur->bc_rec.i.ir_startino = ino; in xfs_inobt_lookup()
43 cur->bc_rec.i.ir_holemask = 0; in xfs_inobt_lookup()
44 cur->bc_rec.i.ir_count = 0; in xfs_inobt_lookup()
45 cur->bc_rec.i.ir_freecount = 0; in xfs_inobt_lookup()
46 cur->bc_rec.i.ir_free = 0; in xfs_inobt_lookup()
56 struct xfs_btree_cur *cur, /* btree cursor */ in xfs_inobt_update()
61 rec.inobt.ir_startino = cpu_to_be32(irec->ir_startino); in xfs_inobt_update()
[all …]
H A Dxfs_exchmaps.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (c) 2020-2024 Oracle. All Rights Reserved.
72 if (cfork->if_bytes > 0) in xfs_exchmaps_ensure_cowfork()
79 * Adjust the on-disk inode size upwards if needed so that we never add
81 * get confused by the sudden appearance of post-eof mappings.
90 struct xfs_mount *mp = tp->t_mountp; in xfs_exchmaps_update_size()
96 len = min(XFS_FSB_TO_B(mp, imap->br_startoff + imap->br_blockcount), in xfs_exchmaps_update_size()
99 if (len <= ip->i_disk_size) in xfs_exchmaps_update_size()
104 ip->i_disk_size = len; in xfs_exchmaps_update_size()
114 xmi->xmi_startoff1 += irec->br_blockcount; in xmi_advance()
[all …]
/linux/tools/include/linux/
H A Drbtree.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
14 See Documentation/core-api/rbtree.rst for documentation and samples.
34 #define rb_parent(r) ((struct rb_node *)((r)->__rb_parent_color & ~3))
39 #define RB_EMPTY_ROOT(root) (READ_ONCE((root)->rb_node) == NULL)
43 ((node)->__rb_parent_color == (unsigned long)(node))
45 ((node)->__rb_parent_color = (unsigned long)(node))
58 /* Postorder iteration - always visit the parent after its children */
69 node->__rb_parent_color = (unsigned long)parent; in rb_link_node()
70 node->rb_left = node->rb_right = NULL; in rb_link_node()
81 * rbtree_postorder_for_each_entry_safe - iterate in post-order over rb_root of
[all …]
/linux/Documentation/gpu/rfc/
H A Dcolor_pipeline.rst1 .. SPDX-License-Identifier: GPL-2.0
10 We would like to support pre-, and post-blending complex color
12 HW-supported HDR use-cases, as well as to provide support to
13 color-managed applications, such as video or image editors.
22 implemented in fixed-function HW and therefore much more power efficient than
27 fixed-function blocks and shaders/CPU must be seamless with no visible
34 The most widely supported use-cases regard HDR content, whether video or
39 Drivers will then program their fixed-function HW accordingly to map from a
42 When fixed-function HW is not available the compositor will assemble a shader to
48 closed-source compositor code such a vendor will tune their color management
[all …]
/linux/drivers/gpu/drm/ast/
H A Dast_drv.h14 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
112 * Hardware cursor
246 return __AST_CHIP_GEN(ast->chip); in __ast_gen()
312 return __ast_read32(ast->regs, reg); in ast_read32()
317 __ast_write32(ast->regs, reg, val); in ast_write32()
322 return __ast_read8(ast->ioregs, reg); in ast_io_read8()
327 __ast_write8(ast->ioregs, reg, val); in ast_io_write8()
332 return __ast_read8_i(ast->ioregs, base, index); in ast_get_index_reg()
338 return __ast_read8_i_masked(ast->ioregs, base, index, preserve_mask); in ast_get_index_reg_mask()
343 __ast_write8_i(ast->ioregs, base, index, val); in ast_set_index_reg()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
H A Ddcn401_hwseq.c1 // SPDX-License-Identifier: MIT
46 hws->ctx
48 hws->regs->reg
50 dc->ctx->logger
55 hws->shifts->field_name, hws->masks->field_name
59 struct dc_clocks *clocks = &dc->current_state->bw_ctx.bw.dcn.clk; in dcn401_initialize_min_clocks()
61 clocks->dcfclk_deep_sleep_khz = DCN3_2_DCFCLK_DS_INIT_KHZ; in dcn401_initialize_min_clocks()
62 clocks->dcfclk_khz = dc->clk_mgr->bw_params->clk_table.entries[0].dcfclk_mhz * 1000; in dcn401_initialize_min_clocks()
63 clocks->socclk_khz = dc->clk_mgr->bw_params->clk_table.entries[0].socclk_mhz * 1000; in dcn401_initialize_min_clocks()
64 clocks->dramclk_khz = dc->clk_mgr->bw_params->clk_table.entries[0].memclk_mhz * 1000; in dcn401_initialize_min_clocks()
[all …]
/linux/drivers/gpu/drm/xe/
H A Dxe_bo.c1 // SPDX-License-Identifier: MIT
8 #include <linux/dma-buf.h>
97 return res->mem_type == XE_PL_STOLEN && IS_DGFX(xe); in resource_is_stolen_vram()
102 return mem_type_is_vram(res->mem_type); in resource_is_vram()
107 return resource_is_vram(bo->ttm.resource) || in xe_bo_is_vram()
108 resource_is_stolen_vram(xe_bo_device(bo), bo->ttm.resource); in xe_bo_is_vram()
113 return bo->ttm.resource->mem_type == XE_PL_STOLEN; in xe_bo_is_stolen()
117 * xe_bo_has_single_placement - check if BO is placed only in one memory location
127 return bo->placement.num_placement == 1; in xe_bo_has_single_placement()
131 * xe_bo_is_stolen_devmem - check if BO is of stolen type accessed via PCI BAR
[all …]
/linux/drivers/phy/
H A Dphy-xgene.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * AppliedMicro X-Gene Multi-purpose PHY driver
10 * The APM X-Gene PHY consists of two PLL clock macro's (CMU) and lanes.
19 * -----------------
20 * | Internal | |------|
21 * | Ref PLL CMU |----| | ------------- ---------
22 * ------------ ---- | MUX |-----|PHY PLL CMU|----| Serdes|
23 * | | | | ---------
24 * External Clock ------| | -------------
25 * |------|
[all …]

123