Searched full:prcmu (Results 1 – 23 of 23) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/mfd/ |
H A D | stericsson,db8500-prcmu.yaml | 4 $id: http://devicetree.org/schemas/mfd/stericsson,db8500-prcmu.yaml# 7 title: ST-Ericsson DB8500 PRCMU - Power Reset and Control Management Unit 20 pattern: '^prcmu@[0-9a-f]+$' 24 compatible "stericsson,db8500-prcmu" and "syscon". The latter 29 - const: stericsson,db8500-prcmu 34 - description: Main PRCMU register area 35 - description: PRCMU TCPM register area 36 - description: PRCMU TCDM register area 40 - const: prcmu 41 - const: prcmu [all...] |
H A D | stericsson,ab8500.yaml | 17 in connection with the DB8500 digital baseband. The DB8500 PRCMU 19 appears as a subnode of the DB8500 PRCMU. An altered version called
|
/freebsd/sys/contrib/device-tree/Bindings/clock/ |
H A D | stericsson,u8500-clks.yaml | 17 clocks - RTC (32 kHz), CPU clock (SMP TWD), PRCMU (power reset and 37 prcmu-clock: 38 description: A subnode with one clock cell for PRCMU (power, reset, control 39 management unit) clocks. The cell indicates which PRCMU clock in the 40 prcmu-clock node the consumer wants to use. 114 output clocks. These are two PRCMU-internal clocks that can be divided and 134 - prcmu-clock 151 prcmu_clk: prcmu-clock {
|
H A D | ux500.txt | 13 - prcmu-clock: a subnode with one clock cell for PRCMU (power, 14 reset, control unit) clocks. The cell indicates which PRCMU 15 clock in the prcmu-clock node the consumer wants to use. 45 prcmu_clk: prcmu-clock {
|
/freebsd/sys/contrib/device-tree/src/arm/st/ |
H A D | ste-dbx5x0.dtsi | 10 #include <dt-bindings/mfd/dbx500-prcmu.h> 72 * PRCMU for temperature and the cpufreq driver for passive 361 prcmu_clk: prcmu-clock { 565 prcm = <&prcmu>; 618 prcmu: prcmu@80157000 { label 619 compatible = "stericsson,db8500-prcmu", "syscon"; 621 reg-names = "prcmu", "prcmu-tcpm", "prcmu [all...] |
H A D | ste-href-ab8500.dtsi | 10 prcmu@80157000 {
|
H A D | ste-href.dtsi |
|
H A D | ste-ab8505.dtsi | 21 prcmu@80157000 {
|
H A D | ste-ab8500.dtsi | 24 prcmu@80157000 {
|
H A D | ste-snowball.dts | 410 prcmu@80157000 {
|
H A D | ste-ux500-samsung-golden.dts | 307 prcmu@80157000 {
|
H A D | ste-ux500-samsung-skomer.dts | 323 prcmu@80157000 {
|
H A D | ste-ux500-samsung-kyle.dts | 343 prcmu@80157000 {
|
H A D | ste-ux500-samsung-codina-tmo.dts | 413 prcmu@80157000 {
|
H A D | ste-ux500-samsung-gavini.dts | 459 prcmu@80157000 {
|
H A D | ste-ux500-samsung-codina.dts | 515 prcmu@80157000 {
|
H A D | ste-ux500-samsung-janice.dts | 530 prcmu@80157000 {
|
/freebsd/sys/contrib/device-tree/Bindings/pinctrl/ |
H A D | ste,nomadik.txt | 8 - prcm: phandle to the PRCMU managing the back end of this pin controller 80 prcm = <&prcmu>;
|
/freebsd/sys/contrib/device-tree/Bindings/timer/ |
H A D | st,nomadik-mtu.yaml | 50 #include <dt-bindings/mfd/dbx500-prcmu.h>
|
/freebsd/sys/contrib/device-tree/include/dt-bindings/mfd/ |
H A D | dbx500-prcmu.h | 3 * This header provides constants for the PRCMU bindings.
|
/freebsd/sys/contrib/device-tree/Bindings/thermal/ |
H A D | db8500-thermal.txt | 7 - interrupts : interrupts generated from PRCMU;
|
/freebsd/sys/contrib/device-tree/Bindings/display/ |
H A D | ste,mcde.yaml | 112 #include <dt-bindings/mfd/dbx500-prcmu.h>
|
/freebsd/sys/contrib/device-tree/Bindings/dma/ |
H A D | stericsson,dma40.yaml | 168 #include <dt-bindings/mfd/dbx500-prcmu.h>
|