Searched full:msmc (Results 1 – 12 of 12) sorted by relevance
| /linux/drivers/net/ethernet/ti/icssg/ |
| H A D | icssg_switch_map.h | 216 /* 16B for Host Egress MSMC Q (Pre-emptible) context */
228 /* 16B for Host Egress MSMC Q (Express) context */
|
| H A D | icssg_config.h | 142 __le32 addr_lo; /* MSMC Buffer pool base address low. */
143 __le32 addr_hi; /* MSMC Buffer pool base address high. Must be 0 */
|
| H A D | icssg_prueth.h | 232 * @sram_pool: MSMC RAM pool for buffers
233 * @msmcram: MSMC RAM region
|
| H A D | icssg_prueth_sr1.c | 470 /* clear SMEM and MSMC settings for all slices */ in emac_ndo_open()
1005 dev_err(dev, "unable to allocate MSMC resource\n"); in prueth_probe()
|
| H A D | icssg_prueth.c | 552 /* clear SMEM and MSMC settings for all slices */ in emac_ndo_open()
1467 dev_err(dev, "unable to allocate MSMC resource\n"); in prueth_probe()
|
| /linux/Documentation/devicetree/bindings/arm/freescale/ |
| H A D | fsl,imx7ulp-pm.yaml | 13 The Multi-System Mode Controller (MSMC) is responsible for sequencing
|
| /linux/arch/arm64/boot/dts/ti/ |
| H A D | k3-am65.dtsi | 59 <0x00 0x70000000 0x00 0x70000000 0x00 0x00200000>, /* MSMC SRAM */
|
| H A D | k3-j7200.dtsi | 120 <0x00 0x70000000 0x00 0x70000000 0x00 0x00800000>, /* MSMC RAM */
|
| H A D | k3-j721s2.dtsi | 127 <0x00 0x70000000 0x00 0x70000000 0x00 0x00400000>, /* MSMC RAM */
|
| H A D | k3-j721e.dtsi | 134 <0x00 0x70000000 0x00 0x70000000 0x00 0x00800000>, /* MSMC RAM */
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | ti,icssg-prueth.yaml | 26 phandle to MSMC SRAM node
|
| /linux/drivers/soc/ti/ |
| H A D | knav_qmss_queue.c | 1152 * in MSMC SRAM), the actual memory used is 0x0c000000-0x0c020000, in knav_get_link_ram()
|