Home
last modified time | relevance | path

Searched full:ltdc (Results 1 – 25 of 33) sorted by relevance

12

/linux/Documentation/devicetree/bindings/display/
H A Dst,stm32-ltdc.yaml4 $id: http://devicetree.org/schemas/display/st,stm32-ltdc.yaml#
15 const: st,stm32-ltdc
40 ltdc has one video port with up to 2 endpoints:
61 ltdc: display-controller@40016800 {
62 compatible = "st,stm32-ltdc";
H A Dst,stm32mp25-lvds.yaml15 LVDS protocol: it maps the pixels received from the upstream Pixel-DMA (LTDC)
64 LVDS input port node, connected to the LTDC RGB output port.
H A Dst,stm32-dsi.yaml58 DSI input port node, connected to the ltdc rgb output port.
/linux/arch/arm/boot/dts/st/
H A Dstm32mp135.dtsi23 ltdc: display-controller@5a001000 { label
24 compatible = "st,stm32-ltdc";
H A Dstm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts78 &ltdc {
91 ltdc_pins: ltdc-0 {
H A Dstm32f429-disco.dts156 &ltdc {
194 /* Connect panel-ilitek-9341 to ltdc */
H A Dstm32mp157c-dk2.dts73 &ltdc {
H A Dstm32mp157a-icore-stm32mp1-ctouch2-of10.dts94 &ltdc {
H A Dstm32mp157a-icore-stm32mp1-edimm2.2.dts94 &ltdc {
H A Dstm32f746.dtsi601 ltdc: display-controller@40016800 { label
602 compatible = "st,stm32-ltdc";
605 resets = <&rcc STM32F7_APB2_RESET(LTDC)>;
H A Dstm32h743.dtsi353 ltdc: display-controller@50001000 { label
354 compatible = "st,stm32-ltdc";
357 resets = <&rcc STM32H7_APB3_RESET(LTDC)>;
H A Dstm32f429.dtsi671 ltdc: display-controller@40016800 { label
672 compatible = "st,stm32-ltdc";
675 resets = <&rcc STM32F4_APB2_RESET(LTDC)>;
H A Dstm32mp157c-osd32mp1-red.dts133 &ltdc {
H A Dstm32f746-disco.dts151 &ltdc {
H A Dstm32f769-disco.dts177 &ltdc {
H A Dstm32f469-disco.dts171 &ltdc {
H A Dstm32f4-pinctrl.dtsi284 ltdc_pins_a: ltdc-0 {
318 ltdc_pins_b: ltdc-1 {
H A Dstm32mp157c-lxa-mc1.dts157 &ltdc {
H A Dstm32429i-eval.dts240 &ltdc {
H A Dstm32mp157c-ev1.dts233 &ltdc {
H A Dstm32mp15xx-dhcor-avenger96.dtsi354 &ltdc {
/linux/drivers/gpu/drm/stm/
H A Ddrv.c30 #include "ltdc.h"
238 { .compatible = "st,stm32-ltdc"},
260 MODULE_DESCRIPTION("STMicroelectronics ST DRM LTDC driver");
H A Dltdc.c43 #include "ltdc.h"
126 #define GCR_LTDCEN BIT(0) /* LTDC ENable */
812 /* immediately commit disable of layers before switching off LTDC */ in ltdc_crtc_atomic_disable()
952 /* Convert video timings to ltdc timings */ in ltdc_crtc_mode_set_nofb()
1483 DRM_WARN("ltdc transfer error: %d\n", ldev->transfer_err); in ltdc_plane_atomic_update()
1489 DRM_WARN("ltdc fifo underrun: please verify display mode\n"); in ltdc_plane_atomic_update()
1494 DRM_WARN("ltdc fifo underrun: please verify display mode\n"); in ltdc_plane_atomic_update()
1709 /* Disable LTDC */ in ltdc_crtc_init()
1727 /* Enable LTDC */ in ltdc_encoder_disable()
1972 DRM_ERROR("Unable to get ltdc register in ltdc_load()
[all...]
H A DMakefile4 ltdc.o
/linux/include/dt-bindings/clock/
H A Dstm32mp1-clks.h69 #define LTDC 56 macro

12