Home
last modified time | relevance | path

Searched full:lcpll0 (Results 1 – 12 of 12) sorted by relevance

/linux/Documentation/devicetree/bindings/clock/
H A Dbrcm,iproc-clocks.yaml16 LCPLL0, MIPIPLL, and etc., all derived from an onboard crystal. Each PLL
28 - brcm,cygnus-lcpll0
35 - brcm,nsp-lcpll0
47 - brcm,sr-lcpll0
95 - brcm,cygnus-lcpll0
125 lcpll0 crystal 0 BCM_CYGNUS_LCPLL0
126 pcie_phy lcpll0 1 BCM_CYGNUS_LCPLL0_PCIE_PHY_REF_CLK
127 ddr_phy lcpll0 2 BCM_CYGNUS_LCPLL0_DDR_PHY_CLK
128 sdio lcpll0 3 BCM_CYGNUS_LCPLL0_SDIO_CLK
129 usb_phy lcpll0 4 BCM_CYGNUS_LCPLL0_USB_PHY_REF_CLK
[all …]
/linux/arch/arm/boot/dts/broadcom/
H A Dbcm-cygnus-clock.dtsi97 lcpll0: lcpll0@301d02c { label
99 compatible = "brcm,cygnus-lcpll0";
102 clock-output-names = "lcpll0", "pcie_phy", "ddr_phy", "sdio",
H A Dbcm5301x.dtsi77 lcpll0: clock-controller@100 { label
79 compatible = "brcm,nsp-lcpll0";
82 clock-output-names = "lcpll0", "pcie_phy",
H A Dbcm-nsp.dtsi228 clocks = <&lcpll0 BCM_NSP_LCPLL0_SDIO_CLK>;
487 lcpll0: lcpll0@3f100 { label
489 compatible = "brcm,nsp-lcpll0";
492 clock-output-names = "lcpll0", "pcie_phy", "sdio",
H A Dbcm-cygnus.dtsi440 clocks = <&lcpll0 BCM_CYGNUS_LCPLL0_SDIO_CLK>;
459 clocks = <&lcpll0 BCM_CYGNUS_LCPLL0_SDIO_CLK>;
/linux/arch/arm64/boot/dts/broadcom/stingray/
H A Dstingray-clock.dtsi105 lcpll0: lcpll0@1d0c4 { label
107 compatible = "brcm,sr-lcpll0";
111 clock-output-names = "lcpll0", "clk_sata_refp",
/linux/drivers/clk/bcm/
H A Dclk-nsp.c92 static const struct iproc_pll_ctrl lcpll0 = { variable
126 iproc_pll_clk_setup(node, &lcpll0, NULL, 0, lcpll0_clk, in nsp_lcpll0_clk_init()
129 CLK_OF_DECLARE(nsp_lcpll0_clk, "brcm,nsp-lcpll0", nsp_lcpll0_clk_init);
H A Dclk-cygnus.c107 static const struct iproc_pll_ctrl lcpll0 = { variable
160 iproc_pll_clk_setup(node, &lcpll0, NULL, 0, lcpll0_clk, in cygnus_lcpll0_clk_init()
163 CLK_OF_DECLARE(cygnus_lcpll0, "brcm,cygnus-lcpll0", cygnus_lcpll0_clk_init);
H A Dclk-sr.c397 { .compatible = "brcm,sr-lcpll0", .data = sr_lcpll0_clk_init },
/linux/include/dt-bindings/clock/
H A Dbcm-nsp.h45 /* LCPLL0 clock channel ID */
H A Dbcm-cygnus.h45 /* LCPLL0 clock ID */
H A Dbcm-sr.h82 /* LCPLL0 clock channel ID */