Searched full:hs200 (Results 1 – 25 of 211) sorted by relevance
123456789
| /linux/Documentation/devicetree/bindings/mmc/ |
| H A D | sprd,sdhci-r11.yaml | 101 mmc-hs200-1_8v;
108 sprd,phy-delay-mmc-hs200 = <0x0 0x8c 0x8c 0x8c>;
|
| H A D | sdhci-am654.yaml | 115 ti,otap-del-sel-hs200:
116 description: Output tap delay for eMMC HS200 timing
235 ti,otap-del-sel-hs200 = <0x5>;
|
| H A D | mtk-sd.yaml | 104 mediatek,hs200-cmd-int-delay:
107 HS200 command internal delay setting.
370 mediatek,hs200-cmd-int-delay = <26>;
|
| H A D | amlogic,meson-mx-sdhc.yaml | 18 It supports eMMC spec 4.4x/4.5x including HS200 (up to 100MHz clock).
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| H A D | mt7986a-bananapi-bpi-r3-emmc.dtso | 18 mmc-hs200-1_8v;
|
| /linux/arch/arm/boot/dts/rockchip/ |
| H A D | rk3288-tinker-s.dts | 22 mmc-hs200-1_8v;
|
| /linux/arch/arm64/boot/dts/rockchip/ |
| H A D | px30-cobra.dtsi | 124 * For hs200 support, U-Boot would have to set the RK809 DCDC4
126 * devices out in the field, so disable hs200.
127 * mmc-hs200-1_8v;
|
| H A D | px30-pp1516.dtsi | 152 * For hs200 support, U-Boot would have to set the RK809 DCDC4
154 * devices out in the field, so disable hs200.
155 * mmc-hs200-1_8v;
|
| H A D | rk3328-nanopi-r2s-plus.dts | 26 mmc-hs200-1_8v;
|
| H A D | rk3566-anbernic-rg-arc-d.dts | 52 mmc-hs200-1_8v;
|
| H A D | rk3566-radxa-zero-3w.dts | 59 mmc-hs200-1_8v;
|
| /linux/arch/arm64/boot/dts/qcom/ |
| H A D | ipq5332-rdp474.dts | 28 mmc-hs200-1_8v;
|
| H A D | ipq9574-rdp418.dts | 23 mmc-hs200-1_8v;
|
| H A D | ipq5332-rdp442.dts | 42 mmc-hs200-1_8v;
|
| H A D | ipq5332-rdp468.dts | 44 mmc-hs200-1_8v;
|
| /linux/arch/arm64/boot/dts/freescale/ |
| H A D | tqmls10xxa.dtsi | 53 mmc-hs200-1_8v;
|
| H A D | s32g274a-rdb2.dts | 50 * However, this is not enough to enable HS400 or HS200 modes for eMMC.
|
| H A D | fsl-lx2162a-sr-som.dtsi | 27 mmc-hs200-1_8v;
|
| H A D | fsl-ls1012a-rdb.dts | 37 mmc-hs200-1_8v;
|
| H A D | fsl-lx2160a-tqmlx2160a.dtsi | 34 mmc-hs200-1_8v;
|
| /linux/arch/riscv/boot/dts/sophgo/ |
| H A D | cv1812h-huashan-pi.dts | 52 mmc-hs200-1_8v;
|
| /linux/arch/riscv/boot/dts/microchip/ |
| H A D | mpfs-polarberry.dts | 67 mmc-hs200-1_8v;
|
| /linux/arch/arm64/boot/dts/sprd/ |
| H A D | whale2.dtsi | 152 sprd,phy-delay-mmc-hs200 = <0x0 0x8c 0x8c 0x8c>;
163 mmc-hs200-1_8v;
|
| /linux/arch/arm64/boot/dts/allwinner/ |
| H A D | sun50i-h618-longan-module-3h.dtsi | 27 mmc-hs200-1_8v;
|
| /linux/drivers/mmc/core/ |
| H A D | mmc.c | 1189 pr_err("%s: switch to high-speed from hs200 failed, err:%d\n", in mmc_select_hs400()
1309 /* Switch HS to HS200 */ in mmc_hs400_to_hs200()
1321 * For HS200, CRC errors are not a reliable way to know the switch in mmc_hs400_to_hs200()
1459 * For device supporting HS200 mode, the following sequence
1462 * 2. switch to HS200 mode
1487 * switch to HS200 mode if bus width is set successfully. in mmc_select_hs200()
1503 * NB: We can't move to full (HS200) speeds until after we've in mmc_select_hs200()
1512 * For HS200, CRC errors are not a reliable way to know the in mmc_select_hs200()
1540 * Activate High Speed, HS200 or HS400ES mode if supported.
1580 * conditions for HS200 and HS400, which sends CMD21 to the device.
|
123456789