Home
last modified time | relevance | path

Searched full:gcc_ufs_phy_ice_core_clk (Results 1 – 25 of 58) sorted by relevance

123

/linux/Documentation/devicetree/bindings/crypto/
H A Dqcom,inline-crypto-engine.yaml48 clocks = <&gcc GCC_UFS_PHY_ICE_CORE_CLK>;
/linux/include/dt-bindings/clock/
H A Dqcom,gcc-sc7180.h111 #define GCC_UFS_PHY_ICE_CORE_CLK 101 macro
H A Dqcom,sm7150-gcc.h130 #define GCC_UFS_PHY_ICE_CORE_CLK 118 macro
H A Dqcom,gcc-sm6350.h125 #define GCC_UFS_PHY_ICE_CORE_CLK 114 macro
H A Dqcom,sm4450-gcc.h120 #define GCC_UFS_PHY_ICE_CORE_CLK 110 macro
H A Dqcom,gcc-sm6115.h128 #define GCC_UFS_PHY_ICE_CORE_CLK 120 macro
H A Dqcom,gcc-sc7280.h137 #define GCC_UFS_PHY_ICE_CORE_CLK 127 macro
H A Dqcom,sm6375-gcc.h171 #define GCC_UFS_PHY_ICE_CORE_CLK 160 macro
H A Dqcom,sm8550-gcc.h152 #define GCC_UFS_PHY_ICE_CORE_CLK 141 macro
H A Dqcom,gcc-sm6125.h186 #define GCC_UFS_PHY_ICE_CORE_CLK 177 macro
H A Dqcom,qcs8300-gcc.h160 #define GCC_UFS_PHY_ICE_CORE_CLK 150 macro
H A Dqcom,kaanapali-gcc.h158 #define GCC_UFS_PHY_ICE_CORE_CLK 148 macro
H A Dqcom,gcc-sdm845.h142 #define GCC_UFS_PHY_ICE_CORE_CLK 132 macro
H A Dqcom,gcc-sm8150.h170 #define GCC_UFS_PHY_ICE_CORE_CLK 160 macro
H A Dqcom,sm8650-gcc.h169 #define GCC_UFS_PHY_ICE_CORE_CLK 158 macro
H A Dqcom,gcc-sm8450.h166 #define GCC_UFS_PHY_ICE_CORE_CLK 154 macro
H A Dqcom,gcc-sm8350.h170 #define GCC_UFS_PHY_ICE_CORE_CLK 158 macro
H A Dqcom,gcc-sm8250.h174 #define GCC_UFS_PHY_ICE_CORE_CLK 164 macro
H A Dqcom,sa8775p-gcc.h210 #define GCC_UFS_PHY_ICE_CORE_CLK 199 macro
H A Dqcom,gcc-sc8180x.h195 #define GCC_UFS_PHY_ICE_CORE_CLK 185 macro
H A Dqcom,gcc-sc8280xp.h282 #define GCC_UFS_PHY_ICE_CORE_CLK 271 macro
H A Dqcom,glymur-gcc.h291 #define GCC_UFS_PHY_ICE_CORE_CLK 281 macro
H A Dqcom,x1e80100-gcc.h250 #define GCC_UFS_PHY_ICE_CORE_CLK 240 macro
/linux/Documentation/devicetree/bindings/ufs/
H A Dqcom,ufs.yaml220 <&gcc GCC_UFS_PHY_ICE_CORE_CLK>;
/linux/drivers/clk/qcom/
H A Dgcc-sm4450.c2180 static struct clk_branch gcc_ufs_phy_ice_core_clk = { variable
2189 .name = "gcc_ufs_phy_ice_core_clk",
2720 [GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,
2850 qcom_branch_set_force_mem_core(regmap, gcc_ufs_phy_ice_core_clk, true); in gcc_sm4450_probe()

123