Searched full:gcc_pcie_1_phy_bcr (Results 1 – 25 of 31) sorted by relevance
12
| /freebsd/sys/contrib/device-tree/include/dt-bindings/reset/ |
| H A D | qcom,gcc-apq8084.h | 93 #define GCC_PCIE_1_PHY_BCR 84 macro
|
| /freebsd/sys/contrib/device-tree/include/dt-bindings/clock/ |
| H A D | qcom,sdx75-gcc.h | 173 #define GCC_PCIE_1_PHY_BCR 6 macro
|
| H A D | qcom,sar2130p-gcc.h | 148 #define GCC_PCIE_1_PHY_BCR 11 macro
|
| H A D | qcom,gcc-sc7280.h | 212 #define GCC_PCIE_1_PHY_BCR 3 macro
|
| H A D | qcom,milos-gcc.h | 182 #define GCC_PCIE_1_PHY_BCR 11 macro
|
| H A D | qcom,sm8550-gcc.h | 195 #define GCC_PCIE_1_PHY_BCR 11 macro
|
| H A D | qcom,qcs8300-gcc.h | 213 #define GCC_PCIE_1_PHY_BCR 9 macro
|
| H A D | qcom,gcc-sdm845.h | 230 #define GCC_PCIE_1_PHY_BCR 25 macro
|
| H A D | qcom,gcc-sm8150.h | 220 #define GCC_PCIE_1_PHY_BCR 7 macro
|
| H A D | qcom,gcc-sm8450.h | 214 #define GCC_PCIE_1_PHY_BCR 12 macro
|
| H A D | qcom,gcc-sm8250.h | 224 #define GCC_PCIE_1_PHY_BCR 12 macro
|
| H A D | qcom,gcc-sm8350.h | 226 #define GCC_PCIE_1_PHY_BCR 12 macro
|
| H A D | qcom,sa8775p-gcc.h | 277 #define GCC_PCIE_1_PHY_BCR 15 macro
|
| H A D | qcom,gcc-msm8996.h | 322 #define GCC_PCIE_1_PHY_BCR 82 macro
|
| H A D | qcom,gcc-sc8180x.h | 270 #define GCC_PCIE_1_PHY_BCR 7 macro
|
| H A D | qcom,gcc-sc8280xp.h | 411 #define GCC_PCIE_1_PHY_BCR 9 macro
|
| H A D | qcom,x1e80100-gcc.h | 408 #define GCC_PCIE_1_PHY_BCR 11 macro
|
| /freebsd/sys/contrib/device-tree/Bindings/phy/ |
| H A D | qcom,msm8996-qmp-pcie-phy.yaml | 168 resets = <&gcc GCC_PCIE_1_PHY_BCR>;
|
| H A D | qcom,qmp-pcie-phy.yaml | 275 resets = <&gcc GCC_PCIE_1_PHY_BCR>;
|
| /freebsd/sys/contrib/device-tree/src/arm64/qcom/ |
| H A D | sar2130p.dtsi | 1555 resets = <&gcc GCC_PCIE_1_PHY_BCR>;
|
| H A D | msm8996.dtsi | 723 resets = <&gcc GCC_PCIE_1_PHY_BCR>;
|
| H A D | sm8350.dtsi | 1721 resets = <&gcc GCC_PCIE_1_PHY_BCR>;
|
| H A D | sc8180x.dtsi | 2050 resets = <&gcc GCC_PCIE_1_PHY_BCR>;
|
| H A D | sm8150.dtsi | 2054 resets = <&gcc GCC_PCIE_1_PHY_BCR>;
|
| H A D | sm8450.dtsi | 2348 resets = <&gcc GCC_PCIE_1_PHY_BCR>;
|
12