Home
last modified time | relevance | path

Searched full:g2 (Results 1 – 25 of 368) sorted by relevance

12345678910>>...15

/illumos-gate/usr/src/common/crypto/arcfour/sun4u/
H A Darcfour_crypt_asm.S37 .register %g2,#scratch
68 ldub [%i0+257], %g2
82 add %g2, %o3, %o2
84 add %o2, %g3, %g2
87 and %g2, 255, %g2
98 ldub [%i5 + %g2], %g4
104 stb %g3, [%i5 + %g2]
118 add %g2, %o3, %o2
121 add %o2, %g3, %g2
126 and %g2, 255, %g2
[all …]
/illumos-gate/usr/src/uts/sparc/dtrace/
H A Ddtrace_asm.S71 clr %g2
76 add %g2, 1, %g2
78 sub %g2, 1, %g2 ! restore back to orig window
79 brnz %g2, 2b
101 rdpr %canrestore, %g2
102 cmp %g2, %o0
165 rdpr %canrestore, %g2
166 cmp %g2, %o0
194 add %g2, 1, %o0 ! Failure; return deepest frame + 1
201 lduba [%o0 + %g1]ASI_USER, %g2
[all …]
/illumos-gate/usr/src/common/crypto/des/sun4u/
H A Ddes_crypt_asm.s86 .register %g2,#scratch
2299 srlx %g3, 1, %g2 ! 0x5555555555555555
2304 and %i1, %g2, %g2
2306 srlx %g2, 7, %g4
2312 or %g2, %g4, %g2
2318 srlx %g2, 13, %o2
2322 sllx %g2, 3, %o3
2334 srlx %g2, 45, %g1
2338 srlx %g2, 29, %g2
2344 and %g2, 0x7f8, %g2
[all …]
/illumos-gate/usr/src/uts/sun4u/cpu/
H A Dopl_olympus_asm.S111 SFMMU_CPU_CNUM(%o1, %g1, %g2) ! %g1 = sfmmu cnum on this CPU
157 * %g2 = sfmmup
165 cmp %g3, %g2
178 SFMMU_CPU_CNUM(%g2, %g6, %g3) ! %g6 = sfmmu cnum on this CPU
180 ldub [%g2 + SFMMU_CEXT], %g4 ! %g4 = sfmmup->cext
186 srlx %g5, CTXREG_NEXT_SHIFT, %g2 ! %g2 = nucleus pgsz
187 sllx %g2, CTXREG_NEXT_SHIFT, %g2 ! preserve nucleus pgsz
188 or %g6, %g2, %g6 ! %g6 = nucleus pgsz | primary pgsz | cnum
202 * %g2 = <sfmmup58|pgcnt6>
213 and %g4, %g2, %g3 /* g3 = pgcnt - 1 */
[all …]
H A Dspitfire_asm.S390 SFMMU_CPU_CNUM(%o1, %g1, %g2) /* %g1 = sfmmu cnum on this CPU */
426 CPU_INDEX(%g1, %g2)
428 set cpunodes, %g2
429 add %g1, %g2, %g1
430 lduh [%g1 + ITLB_SIZE], %g2 ! %g2 = # entries in ITLB
432 sub %g2, 1, %g2 ! %g2 = # entries in ITLB - 1
438 ITLB_FLUSH_UNLOCKED_UCTXS(I, %g2, %g3, %g4, %o2, %o3, %o4, %o5)
456 * %g2 = sfmmup
463 SFMMU_CPU_CNUM(%g2, %g3, %g4) /* %g3 = sfmmu cnum on this CPU */
482 * %g2 = <sfmmup58 | pgcnt6>
[all …]
/illumos-gate/usr/src/uts/sun4u/ml/
H A Dmach_interrupt.S54 mov IRDR_0, %g2
55 ldxa [%g2]ASI_INTR_RECEIVE, %g5 ! %g5 = PC or Interrupt Number
108 ! g2: arg2
112 mov IRDR_1, %g2
113 ldxa [%g2]ASI_INTR_RECEIVE, %g1
114 mov IRDR_2, %g2
115 ldxa [%g2]ASI_INTR_RECEIVE, %g2
131 stxa %g2, [%g4 + TRAP_ENT_F3]%asi
182 ! g2: dmv inum
192 srlx %g5, DMV_INUM_SHIFT, %g2
[all …]
H A Dmach_locore.S234 sethi %hi(nwin_minus_one), %g2
235 st %g1, [%g2 + %lo(nwin_minus_one)]
237 sethi %hi(nwindows), %g2
238 st %g1, [%g2 + %lo(nwindows)]
240 mov -2, %g2
241 sll %g2, %g1, %g2
243 st %g2, [%g4 + %lo(winmask)]
249 set boot_tba, %g2
250 stx %g1, [%g2]
256 set T_SOFTWARE_TRAP | ST_MON_BREAKPOINT, %g2
[all …]
H A Dmach_xc.S87 mov %o2, %g2
94 andn %g1, PSTATE_IE | PSTATE_AM, %g2
95 wrpr %g0, %g2, %pstate /* disable interrupts */
100 set TT_XCALL, %g2
101 or %o0, %g2, %g4
104 ldn [%o1], %g2
105 stna %g2, [%g3 + TRAP_ENT_SP]%asi /* sp = cpuset */
112 TRACE_NEXT(%g2, %g3, %g4)
125 set TT_XCALL_CONT, %g2
126 or %g2, %o2, %g2 /* continuation # */
[all …]
H A Dtrap_table.S80 * %g2, %g3 args for above
333 mov 8, %g2 ;\
334 sta %l2, [%sp + %g2]asi_num ;\
340 sta %l6, [%g4 + %g2]asi_num ;\
345 sta %i2, [%g4 + %g2]asi_num ;\
350 sta %i6, [%g4 + %g2]asi_num ;\
437 mov 8, %g2 ;\
440 lda [%sp + %g2]asi_num, %l2 ;\
445 lda [%g4 + %g2]asi_num, %l6 ;\
450 lda [%g4 + %g2]asi_num, %i2 ;\
[all …]
H A Dwbuf.S48 FAULT_WINTRACE(%g1, %g2, %g3, TT_F32_SN0)
65 ldn [%g1 + MPCB_WBUF], %g2
66 SAVE_V8WINDOW(%g2)
67 mov 1, %g2
68 st %g2, [%g1 + MPCB_WBCNT]
74 mov %g6, %g2 ! arg2 = tagaccess
130 ld [%g1 + MPCB_WBCNT], %g2
131 add %g2, 1, %g3
136 sll %g2, CPTRSHIFT, %g4 ! spbuf size is sizeof (caddr_t)
139 sll %g2, RWIN32SHIFT, %g4
[all …]
/illumos-gate/usr/src/uts/sparc/v9/ml/
H A Dsyscall_trap.S74 ldx [%g1 + CPU_STATS_SYS_SYSCALL], %g2
75 inc %g2 ! cpu_stats.sys.syscall++
76 stx %g2, [%g1 + CPU_STATS_SYS_SYSCALL]
86 ldx [%l2 + LWP_RU_SYSC], %g2 ! pesky statistics
88 addx %g2, 1, %g2
89 stx %g2, [%l2 + LWP_RU_SYSC]
100 TRACE_PTR(%g3, %g2) ! get trace pointer
101 GET_TRACE_TICK(%g1, %g2)
106 set TT_SC_ENTR, %g2
107 stha %g2, [%g3 + TRAP_ENT_TT]%asi
[all …]
H A Dfloat.S105 rdpr %pstate, %g2 ! read pstate, save value in %g2
106 or %g2, PSTATE_PEF, %g1 ! new pstate with fpu enabled
109 sethi %hi(fsrholder), %g2
110 stx %fsr, [%g2 + %lo(fsrholder)]
111 ldx [%g2 + %lo(fsrholder)], %g2 ! snarf the FSR
113 and %g2, %g1, %g2 ! get version
114 srl %g2, FSR_VER_SHIFT, %g2 ! and shift it down
116 st %g2, [%g3 + %lo(fpu_version)]
135 mov -1, %g2 ! -1 is NaN
136 stx %g2, [%o0] ! initialize %f0
[all …]
/illumos-gate/usr/src/common/bignum/sun4u/
H A Dmont_mulf_v9.s77 /* 000000 */ .register %g2,#scratch
136 /* 0x000c */ sethi /*X*/%hi(_GLOBAL_OFFSET_TABLE_-(.L900000110-.)),%g2
138 /* 0x0014 57 */ add %g2,/*X*/%lo(_GLOBAL_OFFSET_TABLE_-(.L900000110-.)),%g2
139 /* 0x0018 */ add %g2,%o7,%o4
151 /* 0x0030 63 */ sll %o3,1,%g2
154 /* 0x003c 57 */ add %g2,1,%o2
155 /* 0x0040 63 */ cmp %g2,%o1
161 /* 0x004c 64 */ sra %g2,0,%o0
175 /* 0x005c 69 */ add %g2,2,%g2
180 /* 0x0070 69 */ cmp %g2,%o3
[all …]
H A Dmont_mulf_v8plus.s166 /* 0x000c 74 */ sub %i3,1,%g2
167 /* 0x0010 */ cmp %g2,0
184 /* 0x0054 */ sethi %hi(0xfc00),%g2
185 /* 0x0058 67 */ or %g0,-1,%g2
187 /* 0x0060 67 */ srl %g2,0,%o3
189 /* 0x0068 */ or %g0,%o0,%g2
206 /* 0x0070 85 */ add %o0,16,%g2
214 /* 0x0090 79 */ ldd [%g2+8],%f2
231 /* 0x00d0 76 */ ldd [%g2+16],%f0
235 /* 0x00e0 */ add %g2,16,%g2
[all …]
/illumos-gate/usr/src/uts/sun4v/ml/
H A Dtrap_table.S81 * %g2, %g3 args for above
326 mov 8, %g2 ;\
327 sta %l2, [%sp + %g2]asi_num ;\
333 sta %l6, [%g4 + %g2]asi_num ;\
338 sta %i2, [%g4 + %g2]asi_num ;\
343 sta %i6, [%g4 + %g2]asi_num ;\
401 mov 8, %g2 ;\
404 lda [%sp + %g2]asi_num, %l2 ;\
409 lda [%g4 + %g2]asi_num, %l6 ;\
414 lda [%g4 + %g2]asi_num, %i2 ;\
[all …]
H A Dmach_interrupt.S55 ! %g2 arg 2
68 CPU_ADDR(%g1,%g2)
69 add %g1, CPU_MCPU, %g2
70 ldx [%g2 + MCPU_CPU_Q_BASE], %g3 ! %g3 = queue base PA
71 ldx [%g2 + MCPU_CPU_Q_SIZE], %g4 ! queue size
83 ! %g2 arg 2
89 ldxa [%g3 + %g6]ASI_MEM, %g2 ! read data word 2
110 stna %g2, [%g4 + TRAP_ENT_F3]%asi ! arg2
199 ! %g2 arg 2
212 CPU_ADDR(%g1,%g2)
[all …]
H A Dmach_xc.S89 mov %o2, %g2
96 andn %g1, PSTATE_IE | PSTATE_AM, %g2
97 wrpr %g0, %g2, %pstate /* disable interrupts */
102 set TT_XCALL, %g2
103 or %o0, %g2, %g4
106 ldn [%o1], %g2
107 stna %g2, [%g3 + TRAP_ENT_SP]%asi /* sp = cpuset */
114 TRACE_NEXT(%g2, %g3, %g4)
127 set TT_XCALL_CONT, %g2
128 or %g2, %o2, %g2 /* continuation # */
[all …]
H A Dmach_locore.S235 rdpr %cwp, %g2 ! save current %cwp
238 wrpr %g0, %g2, %cwp ! restore current %cwp
243 sethi %hi(nwin_minus_one), %g2
244 st %g1, [%g2 + %lo(nwin_minus_one)]
246 sethi %hi(nwindows), %g2
247 st %g1, [%g2 + %lo(nwindows)]
249 mov -2, %g2
250 sll %g2, %g1, %g2
252 st %g2, [%g4 + %lo(winmask)]
258 set boot_tba, %g2
[all …]
H A Dwbuf.S49 FAULT_WINTRACE(%g1, %g2, %g3, TT_F32_SN0)
66 ldn [%g1 + MPCB_WBUF], %g2
67 SAVE_V8WINDOW(%g2)
68 mov 1, %g2
69 st %g2, [%g1 + MPCB_WBCNT]
75 mov %g6, %g2 ! arg2 = tagaccess
132 ld [%g1 + MPCB_WBCNT], %g2
133 add %g2, 1, %g3
138 sll %g2, CPTRSHIFT, %g4 ! spbuf size is sizeof (caddr_t)
141 sll %g2, RWIN32SHIFT, %g4
[all …]
/illumos-gate/usr/src/uts/sfmmu/ml/
H A Dsfmmu_asm.S581 lduw [%o2 + CPU_MMU_IDX], %g2 ! %g2 = mmu index
608 sllx %g2, SFMMU_MMU_CTX_SHIFT, %g2
609 add %o0, %g2, %g2 ! %g2 = &sfmmu_ctxs[mmuid] - SFMMU_CTXS
614 * %g2 = &sfmmu_ctxs[mmuid] - SFMMU_CTXS
619 SFMMU_MMUID_GNUM_CNUM(%g2, %g5, %g6, %g4)
667 * %g2 = &sfmmu_ctxs[mmuid] - SFMMU_CTXS
670 SFMMU_MMUID_GNUM_CNUM(%g2, %g5, %g6, %g4)
709 * %g2 = &sfmmu_ctx_t[mmuid] - SFMMU_CTXS;
756 stx %o4, [%g2 + SFMMU_CTXS]
803 ldx [%o1], %g2 /* modified */
[all …]
H A Dsfmmu_kdi.S62 * Parameters: %g1: VA, %g2: sfmmup, %g4: hmeshift
69 xor %g4, %g2, %g4; /* hash in g4 */ \
72 cmp %g2, %g5; \
154 * Parameters: %g2: sfmmup, %g4: hmebp PA, %g5: hmeblk tag
178 cmp %g6, %g2; \
203 * Scratch: %g1, %g2, %g3, %g4, %g5, %g6 available
204 * Return: TTE PA in %g2
219 mulx %g1, SFHME_SIZE, %g2; \
220 add %g2, %g4, %g2; \
221 add %g2, (HMEBLK_HME1 + SFHME_TTE), %g2;
[all …]
/freebsd/sys/contrib/device-tree/Bindings/soc/imx/
H A Dfsl,imx8mm-vpu-blk-ctrl.yaml67 - description: G2 decoder power domain
74 - const: g2
80 - description: G2 decoder clk
86 - const: g2
92 - description: G2 decoder interconnect
98 - const: g2
112 - description: G2 decoder power domain
119 - const: g2
125 - description: G2 decoder clk
131 - const: g2
[all …]
/illumos-gate/usr/src/uts/common/io/nxge/
H A Dnxge_hcall.S107 mov %o3, %g2
112 stx %o2, [%g2]
132 mov %o3, %g2
137 stx %o2, [%g2]
168 mov %o2, %g2
173 stx %o2, [%g2]
259 mov %o4, %g2
264 stx %o2, [%g2]
284 mov %o4, %g2
289 stx %o2, [%g2]
[all …]
/freebsd/crypto/openssl/crypto/bn/asm/
H A Dsparcv8.S50 ld [%o1],%g2
62 umul %o3,%g2,%g2
66 addcc %o4,%g2,%o4
71 ld [%o1+8],%g2
83 umul %o3,%g2,%g2
88 addcc %o4,%g2,%o4
103 ld [%o1],%g2
107 ld [%o1],%g2
115 umul %o3,%g2,%g2
119 addcc %o4,%g2,%o4
[all …]
/illumos-gate/usr/src/uts/sun4/brand/common/
H A Dbrand_solaris.S72 * %g2: pointer to our cpu structure
90 * %g2: pointer to our cpu structure
110 * %g2: pointer to our cpu structure
121 stn %l0, [%g2 + CPU_TMP1];
122 stn %l1, [%g2 + CPU_TMP2];
131 stn %l2, [%g2 + CPU_TMP3];
132 stn %l3, [%g2 + CPU_TMP4];
135 mov %g2, %l3; /* save %g2 in %l3 */
219 mov %l3, %g2;
221 ldn [%g2 + CPU_THREAD], %g3; /* get thread ptr */
[all …]

12345678910>>...15