Home
last modified time | relevance | path

Searched full:firc (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/reset/
H A Dreset-lpc18xx.c142 u32 fcclk, firc; in lpc18xx_rgu_probe() local
164 firc = clk_get_rate(rc->clk_delay) / USEC_PER_SEC; in lpc18xx_rgu_probe()
165 if (fcclk == 0 || firc == 0) in lpc18xx_rgu_probe()
168 rc->delay_us = DIV_ROUND_UP(fcclk, firc * firc); in lpc18xx_rgu_probe()
/linux/Documentation/devicetree/bindings/clock/
H A Dimx7ulp-scg-clock.yaml63 - const: firc
84 <&firc>, <&upll>;
86 "firc", "upll";
/linux/drivers/clk/imx/
H A Dclk-imx7ulp.c22 static const char * const pll_pre_sels[] = { "sosc", "firc", };
27 static const char * const scs_sels[] = { "dummy", "sosc", "sirc", "firc", "dummy", "apll_sel", "sp…
29 static const char * const nic_sels[] = { "firc", "ddr_clk", };
34 /* used by sosc/sirc/firc/ddr/spll/apll dividers */
65 hws[IMX7ULP_CLK_FIRC] = imx_get_clk_hw_by_name(np, "firc"); in imx7ulp_clk_scg1_init()
126 …hws[IMX7ULP_CLK_FIRC_BUS_CLK] = imx_clk_hw_divider_gate("firc_bus_clk", "firc", 0, base + 0x304, 8… in imx7ulp_clk_scg1_init()
H A Dclk-vf610.c72 static const char *fast_sels[] = { "firc", "fxosc", };
187 clk[VF610_CLK_FIRC] = imx_clk_fixed("firc", 24000000); in vf610_clocks_init()
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7ulp.dtsi76 firc: clock-firc { label
79 clock-output-names = "firc";
252 <&firc>, <&upll>;
254 "firc", "upll";
/linux/Documentation/devicetree/bindings/rtc/
H A Dnxp,s32g-rtc.yaml42 be used. 'source2' is the FIRC clock and it is only available during