Home
last modified time | relevance | path

Searched full:ddr4 (Results 1 – 17 of 17) sorted by relevance

/freebsd/share/man/man4/
H A Djedec_dimm.432 .Nd report asset information and temperatures for JEDEC DDR3 / DDR4 DIMMs
58 (SPD) data on JEDEC DDR3 and DDR4 DIMMs.
90 the DIMM type (DDR3 or DDR4)
129 Consider two DDR4 DIMMs with the following hints:
143 dev.jedec_dimm.0.%desc: DDR4 DIMM w/ Atmel TSOD (A1)
155 dev.jedec_dimm.0.type: DDR4
157 dev.jedec_dimm.6.%desc: DDR4 DIMM w/ TSE2004av compliant TSOD
168 dev.jedec_dimm.6.type: DDR4
/freebsd/sys/dev/jedec_dimm/
H A Djedec_dimm.h36 * bytes (DDR4) of "Serial Presence Detect" (SPD) information. The SPD contains
41 * JEDEC Standard 21-C, Annex L (DDR4)
50 * JEDEC Standard 21-C, TSE2004av (DDR4)
79 * and Annex L (DDR4). Conveniently, the DRAM type is at the same offset for
112 * to the latest SPD specification. In this case, Annex L for DDR4.
135 * between TSE2002av (DDR3) and TSE2004av (DDR4).
H A Djedec_dimm.c61 char part_str[21]; /* 18 (DDR3) or 20 (DDR4) chars, plus terminator */
176 * The DDR4 SPD information is spread across two 256-byte pages, but the
308 (void) snprintf(sc->type_str, sizeof(sc->type_str), "DDR4"); in jedec_dimm_attach()
352 * is in fact present. (While DDR3 and DDR4 don't explicitly require a in jedec_dimm_attach()
353 * TSOD, essentially all DDR3 and DDR4 DIMMs include one.) But, as in jedec_dimm_attach()
462 * Calculate the capacity of a DIMM. Both DDR3 and DDR4 encode "geometry"
466 * and DDR4. The SPD offsets of where the data comes from are different between
549 /* The "SDRAM Package Type" is only needed for DDR4 DIMMs. */ in jedec_dimm_capacity()
572 * valid for DDR4. in jedec_dimm_capacity()
591 * 7-9 are only valid for DDR4. in jedec_dimm_capacity()
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx8mm-ddr4-evk.dts11 model = "FSL i.MX8MM DDR4 EVK with CYW43455 WIFI/BT board";
12 compatible = "fsl,imx8mm-ddr4-evk", "fsl,imx8mm";
H A Dimx8mn-ddr4-evk.dts12 model = "NXP i.MX8MNano DDR4 EVK board";
13 compatible = "fsl,imx8mn-ddr4-evk", "fsl,imx8mn";
/freebsd/sys/contrib/device-tree/Bindings/edac/
H A Daspeed-sdram-edac.txt3 The Aspeed BMC SoC supports DDR3 and DDR4 memory with and without ECC (error
/freebsd/sys/contrib/device-tree/Bindings/memory-controllers/
H A Dnuvoton,npcm-memory-controller.yaml14 The Nuvoton BMC SoC supports DDR4 memory with or without ECC (error correction
H A Dsnps,dw-umctl2-ddrc.yaml15 working with the memory devices supporting up to (LP)DDR4 protocol. It can
/freebsd/sys/contrib/device-tree/Bindings/regulator/
H A Drenesas,raa215300.yaml14 32-bit and 64-bit MCU and MPU applications. It supports DDR3, DDR3L, DDR4,
/freebsd/sys/contrib/device-tree/Bindings/arm/
H A Dfsl.yaml917 - fsl,imx8mm-ddr4-evk # i.MX8MM DDR4 EVK Board
1020 - fsl,imx8mn-ddr4-evk # i.MX8MN DDR4 EVK Board
/freebsd/sys/contrib/device-tree/src/arm64/rockchip/
H A Drk3568-evb1-v10.dts15 model = "Rockchip RK3568 EVB1 DDR4 V10 Board";
H A Drk3568-bpi-r2-pro.dts15 model = "Bananapi-R2 Pro (RK3568) DDR4 Board";
/freebsd/sys/contrib/device-tree/src/arm64/xilinx/
H A Dzynqmp-zcu111-revA.dts547 /* DDR4 SODIMM */
H A Dzynqmp-zcu102-revA.dts647 /* DDR4 SODIMM */
H A Dzynqmp-zcu106-revA.dts658 /* DDR4 SODIMM */
/freebsd/sys/contrib/alpine-hal/
H A Dal_hal_nb_regs.h1774 /* DDR4 Mode Register Read Data Valid */
/freebsd/sys/conf/
H A DNOTES2250 # jedec_dimm Asset and temperature reporting for DDR3 and DDR4 DIMMs