Home
last modified time | relevance | path

Searched full:dct (Results 1 – 25 of 27) sorted by relevance

12

/linux/drivers/infiniband/hw/mlx5/
H A Dqpc.c13 struct mlx5_core_dct *dct);
95 struct mlx5_core_dct *dct; in dct_event_notifier() local
99 qpn = be32_to_cpu(eqe->data.dct.dctn) & 0xFFFFFF; in dct_event_notifier()
101 dct = xa_load(&dev->qp_table.dct_xa, qpn); in dct_event_notifier()
102 if (dct) in dct_event_notifier()
103 complete(&dct->drained); in dct_event_notifier()
210 struct mlx5_core_dct *dct) in _mlx5_core_destroy_dct() argument
213 struct mlx5_core_qp *qp = &dct->mqp; in _mlx5_core_destroy_dct()
221 int mlx5_core_create_dct(struct mlx5_ib_dev *dev, struct mlx5_core_dct *dct, in mlx5_core_create_dct() argument
224 struct mlx5_core_qp *qp = &dct->mqp; in mlx5_core_create_dct()
[all …]
H A Dqp.h31 int mlx5_core_destroy_dct(struct mlx5_ib_dev *dev, struct mlx5_core_dct *dct);
34 int mlx5_core_dct_query(struct mlx5_ib_dev *dev, struct mlx5_core_dct *dct,
H A Dqp.c2743 qp->dct.in = kzalloc(MLX5_ST_SZ_BYTES(create_dct_in), GFP_KERNEL); in create_dct()
2744 if (!qp->dct.in) in create_dct()
2747 MLX5_SET(create_dct_in, qp->dct.in, uid, to_mpd(pd)->uid); in create_dct()
2748 dctc = MLX5_ADDR_OF(create_dct_in, qp->dct.in, dct_context_entry); in create_dct()
2771 if (attr->qp_type == IB_QPT_DRIVER && !MLX5_CAP_GEN(dev->mdev, dct)) in check_qp_type()
3209 err = mlx5_core_destroy_dct(dev, &mqp->dct.mdct); in mlx5_ib_destroy_dct()
3211 mlx5_ib_warn(dev, "failed to destroy DCT %d\n", err); in mlx5_ib_destroy_dct()
3216 kfree(mqp->dct.in); in mlx5_ib_destroy_dct()
4512 /* mlx5_ib_modify_dct: modify a DCT QP
4536 dctc = MLX5_ADDR_OF(create_dct_in, qp->dct.in, dct_context_entry); in mlx5_ib_modify_dct()
[all …]
H A Ddevx.c696 qp->dct.mdct.mqp.qpn) == obj_id; in devx_is_valid_obj_id()
2484 obj_id = be32_to_cpu(eqe->data.dct.dctn) & 0xffffff; in devx_get_obj_id_from_event()
/linux/drivers/media/platform/verisilicon/
H A Dhantro_g1_vp8_dec.c18 /* DCT partition base address regs */
71 /* DCT partition start bits regs */
207 * set control partition and DCT partition regs
217 * | tag 3B | extra 7B | hdr | mb_data | DCT sz | DCT part0 | ... | DCT partn |
223 * DCT size part
228 * 3. number of DCT parts is 1, 2, 4 or 8
285 * Calculate DCT partition info in cfg_parts()
286 * @dct_size_part_size: Containing sizes of DCT part, every DCT part in cfg_parts()
288 * DCT part in cfg_parts()
289 * @dct_part_offset: bytes offset of DCT parts from src_dma base addr in cfg_parts()
[all …]
H A Drockchip_vpu2_hw_vp8_dec.c387 * Calculate DCT partition info in cfg_parts()
388 * @dct_size_part_size: Containing sizes of DCT part, every DCT part in cfg_parts()
390 * DCT part in cfg_parts()
391 * @dct_part_offset: bytes offset of DCT parts from src_dma base addr in cfg_parts()
392 * @dct_part_total_len: total size of all DCT parts in cfg_parts()
401 /* Number of DCT partitions */ in cfg_parts()
405 /* DCT partition length */ in cfg_parts()
408 /* DCT partitions base address */ in cfg_parts()
/linux/drivers/edac/
H A Damd64_edac.c102 * Select DCT to which PCI cfg accesses are routed
104 static void f15h_select_dct(struct amd64_pvt *pvt, u8 dct) in f15h_select_dct() argument
110 reg |= dct; in f15h_select_dct()
116 * Depending on the family, F2 DCT reads need special handling:
118 * K8: has a single DCT only and no address offsets >= 0x100
120 * F10h: each DCT has its own set of regs
124 * F16h: has only 1 DCT
126 * F15h: we select which DCT we access using F1x10C[DctCfgSel]
128 static inline int amd64_read_dct_pci_cfg(struct amd64_pvt *pvt, u8 dct, in amd64_read_dct_pci_cfg() argument
133 if (dct || offset >= 0x100) in amd64_read_dct_pci_cfg()
[all …]
H A Damd64_edac.h166 #define csrow_enabled(i, dct, pvt) ((pvt)->csels[(dct)].csbases[(i)] & DCSB_CS_ENABLE) argument
167 #define csrow_sec_enabled(i, dct, pvt) ((pvt)->csels[(dct)].csbases_sec[(i)] & DCSB_CS_ENABLE) argument
292 /* A DCT chip selects collection */
348 /* one for each DCT/UMC */
463 int (*dbam_to_cs)(struct amd64_pvt *pvt, u8 dct,
/linux/drivers/accel/ivpu/
H A Divpu_pm.c462 ivpu_dbg(vdev, PM, "DCT requested %u%% (D0: %uus, D0i2: %uus)\n", in ivpu_pm_dct_enable()
467 ivpu_err_ratelimited(vdev, "Failed to enable DCT: %d\n", ret); in ivpu_pm_dct_enable()
480 ivpu_dbg(vdev, PM, "DCT requested to be disabled\n"); in ivpu_pm_dct_disable()
484 ivpu_err_ratelimited(vdev, "Failed to disable DCT: %d\n", ret); in ivpu_pm_dct_disable()
H A Dvpu_boot_api.h398 /* Microsecond value for DCT active cycle */
400 /* Microsecond value for DCT inactive cycle */
H A Dvpu_jsm_api.h528 /* Control command: Enable survivability/DCT mode */
530 /* Control command: Disable survivability/DCT mode */
632 /* Response to control command: Enable survivability/DCT mode */
634 /* Response to control command: Disable survivability/DCT mode */
1461 * Default values for DCT active/inactive times are 5.3ms and 30ms respectively,
H A Divpu_debugfs.c516 debugfs_create_file("dct", 0644, debugfs_root, vdev, &ivpu_dct_fops); in ivpu_debugfs_init()
/linux/drivers/media/pci/bt8xx/
H A Ddst.c463 } else if (!strncmp(state->fw_name, "DCT-CI", 6)) { in dst_set_symbolrate()
495 else if (!strncmp(state->fw_name, "DCT-CI", 6)) in dst_set_modulation()
644 .fw_name = "DCT-CI"
651 .fw_name = "DCT-CI"
658 .fw_name = "DCT-CI"
720 VP-2030 DCT-CI, Samsung, TS=204
721 VP-2021 DCT-CI, Unknown, TS=204
722 VP-2031 DCT-CI, Philips, TS=188
723 VP-2040 DCT-CI, Philips, TS=188, with CA daughter board
724 VP-2040 DCT-CI, Philips, TS=204, without CA daughter board
[all …]
/linux/drivers/i3c/master/mipi-i3c-hci/
H A Ddct.h7 * Common DCT related stuff
H A Ddct_v1.c14 #include "dct.h"
/linux/Documentation/admin-guide/media/
H A Divtv-cardlist.rst86 - Digital Cowboy DCT-MTVP1
H A Dbttv.rst1564 - DCT Card (DVB cable)
/linux/Documentation/userspace-api/media/v4l/
H A Dext-ctrls-jpeg.rst11 progressive baseline DCT compression process with Huffman entropy
H A Dext-ctrls-codec-stateless.rst995 - Number of DCT coefficients partitions. Must be one of: 1, 2, 4, or 8.
1004 - DCT coefficients sizes.
1398 - If set only frame-DCT and frame prediction are used.
/linux/include/media/
H A Dv4l2-jpeg.h39 /* Array size for 8x8 block of samples or DCT coefficient */
/linux/drivers/soc/fsl/dpio/
H A Dqbman-portal.c1065 * @dct: the dequeue command type
1068 enum qbman_pull_type_e dct) in qbman_pull_desc_set_wq() argument
1070 d->verb |= dct << QB_VDQCR_VERB_DCT_SHIFT; in qbman_pull_desc_set_wq()
1080 * @dct: the dequeue command type
1083 enum qbman_pull_type_e dct) in qbman_pull_desc_set_channel() argument
1085 d->verb |= dct << QB_VDQCR_VERB_DCT_SHIFT; in qbman_pull_desc_set_channel()
H A Dqbman-portal.h215 enum qbman_pull_type_e dct);
217 enum qbman_pull_type_e dct);
/linux/arch/arm64/include/asm/
H A Dkvm_arm.h23 #define HCR_DCT __HCR(DCT)
/linux/drivers/media/usb/gspca/
H A Dpac7311.c512 0xff, 0xc0, /* SOF0: Start of Frame (Baseline DCT) */
H A Dpac7302.c751 0xff, 0xc0, /* SOF0: Start of Frame (Baseline DCT) */

12