Home
last modified time | relevance | path

Searched full:dcs (Results 1 – 25 of 79) sorted by relevance

1234

/linux/include/video/
H A Dmipi_display.h4 * Display Working Group standards: DSI, DCS, DBI, DPI
78 /* MIPI DCS commands */
111 MIPI_DCS_SET_PARTIAL_ROWS = 0x30, /* MIPI DCS 1.02 - MIPI_DCS_SET_PARTIAL_AREA before that */
128 MIPI_DCS_SET_DISPLAY_BRIGHTNESS = 0x51, /* MIPI DCS 1.3 */
129 MIPI_DCS_GET_DISPLAY_BRIGHTNESS = 0x52, /* MIPI DCS 1.3 */
130 MIPI_DCS_WRITE_CONTROL_DISPLAY = 0x53, /* MIPI DCS 1.3 */
131 MIPI_DCS_GET_CONTROL_DISPLAY = 0x54, /* MIPI DCS 1.3 */
132 MIPI_DCS_WRITE_POWER_SAVE = 0x55, /* MIPI DCS 1.3 */
133 MIPI_DCS_GET_POWER_SAVE = 0x56, /* MIPI DCS 1.3 */
134 MIPI_DCS_SET_CABC_MIN_BRIGHTNESS = 0x5E, /* MIPI DCS 1.3 */
[all …]
/linux/drivers/gpu/drm/panel/
H A Dpanel-samsung-s6e63m0-dsi.c27 dev_err(dev, "could not read DCS CMD %02x\n", cmd); in s6e63m0_dsi_dcs_read()
47 dev_dbg(dev, "DSI writing dcs seq: %*ph\n", (int)len, data); in s6e63m0_dsi_dcs_write()
49 /* Pick out and skip past the DCS command */ in s6e63m0_dsi_dcs_write()
61 dev_err(dev, "error sending DCS command seq cmd %02x\n", cmd); in s6e63m0_dsi_dcs_write()
H A Dpanel-visionox-rm69299.c71 /* 120ms delay required here as per DCS spec */ in visionox_rm69299_unprepare()
125 /* Per DSI spec wait 120ms after sending exit sleep DCS command */ in visionox_rm69299_prepare()
134 /* Per DSI spec wait 120ms after sending set_display_on DCS command */ in visionox_rm69299_prepare()
H A Dpanel-lg-lg4573.c71 static int lg4573_spi_write_dcs(struct lg4573 *ctx, u8 dcs) in lg4573_spi_write_dcs() argument
73 return lg4573_spi_write_u16(ctx, (0x70 << 8 | dcs)); in lg4573_spi_write_dcs()
H A Dpanel-sharp-lq101r1sx01.c60 dev_err(&dsi->dev, "failed to send DCS nop: %zd\n", err); in sharp_panel_write()
166 * The MIPI DCS specification mandates this delay only between the in sharp_panel_prepare()
H A Dpanel-novatek-nt36672a.c125 dev_err(panel->dev, "failed to send DCS off cmds: %d\n", ret); in nt36672a_panel_unprepare()
131 /* 120ms delay required here as per DCS spec */ in nt36672a_panel_unprepare()
184 dev_err(panel->dev, "failed to send DCS Init 1st Code: %d\n", err); in nt36672a_panel_prepare()
208 dev_err(panel->dev, "failed to send DCS Init 2nd Code: %d\n", err); in nt36672a_panel_prepare()
H A Dpanel-truly-nt35597.c336 /* 120ms delay required here as per DCS spec */ in truly_nt35597_unprepare()
387 /* Per DSI spec wait 120ms after sending exit sleep DCS command */ in truly_nt35597_prepare()
396 /* Per DSI spec wait 120ms after sending set_display_on DCS command */ in truly_nt35597_prepare()
H A Dpanel-raydium-rm68200.c110 dev_err_ratelimited(ctx->dev, "MIPI DSI DCS write buffer failed: %d\n", err); in rm68200_dcs_write_buf()
120 dev_err_ratelimited(ctx->dev, "MIPI DSI DCS write failed: %d\n", err); in rm68200_dcs_write_cmd()
H A Dpanel-samsung-ld9040.c149 dev_dbg(ctx->dev, "writing dcs seq: %*ph\n", (int)len, data); in ld9040_dcs_write()
158 dev_err(ctx->dev, "error %d writing dcs seq: %*ph\n", ret, in ld9040_dcs_write()
/linux/drivers/gpu/drm/
H A Ddrm_mipi_dsi.c48 * subset of the MIPI DCS command set.
874 * mipi_dsi_dcs_write_buffer() - transmit a DCS command with payload
934 dev_err(dev, "sending dcs data %*ph failed: %zd\n", in mipi_dsi_dcs_write_buffer_chatty()
965 dev_err(dev, "sending dcs data %*ph failed: %d\n", in mipi_dsi_dcs_write_buffer_multi()
972 * mipi_dsi_dcs_write() - send DCS write command
974 * @cmd: DCS command
1001 /* concatenate the DCS command byte and the payload */ in mipi_dsi_dcs_write()
1016 * mipi_dsi_dcs_read() - send DCS read request command
1018 * @cmd: DCS command
1041 * mipi_dsi_dcs_nop() - send DCS nop packet
[all …]
/linux/drivers/video/fbdev/omap/
H A DKconfig34 bool "MIPI DBI-C/DCS compatible LCD support"
38 the Mobile Industry Processor Interface DBI-C/DCS
/linux/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu11_driver_if_sienna_cichlid.h725 uint16_t GfxDcsFopt; // Optimal GFXCLK for DCS in Mhz
726 uint16_t GfxDcsFclkFopt; // Optimal FCLK for DCS in Mhz
727 uint16_t GfxDcsUclkFopt; // Optimal UCLK for DCS in Mhz
729 …uint16_t DcsGfxOffVoltage; //Voltage in mV(Q2) applied to VDDGFX when entering DCS GFXO…
731 …t DcsMinGfxOffTime; //Minimum amount of time PMFW shuts GFX OFF as part of GFX DCS phase
732 …OffTime; //Maximum amount of time PMFW can shut GFX OFF as part of GFX DCS phase at a stretch.
734 …inCreditAccum; //Min amount of positive credit accumulation before waking GFX up as part of DCS.
736 …f time power credit accumulator should have a value > 0 before SMU exits the DCS throttling phase.
1085 uint16_t GfxDcsFopt; // Optimal GFXCLK for DCS in Mhz
1086 uint16_t GfxDcsFclkFopt; // Optimal FCLK for DCS in Mhz
[all …]
H A Dsmu13_driver_if_v13_0_0.h1066 uint16_t GfxclkThrottleClock; //Used primarily in DCS
1096 // GFX DCS
1098 …uint16_t DcsGfxOffVoltage; //Voltage in mV(Q2) applied to VDDGFX when entering DCS GFXO…
1101 …t DcsMinGfxOffTime; //Minimum amount of time PMFW shuts GFX OFF as part of GFX DCS phase
1102 …OffTime; //Maximum amount of time PMFW can shut GFX OFF as part of GFX DCS phase at a stretch.
1104 …inCreditAccum; //Min amount of positive credit accumulation before waking GFX up as part of DCS.
1106 …of time power credit accumulator should have a value > 0 before SMU exits the DCS throttling phase.
H A Dsmu13_driver_if_v13_0_7.h1075 uint16_t GfxclkThrottleClock; //Used primarily in DCS
1100 // GFX DCS
1102 …uint16_t DcsGfxOffVoltage; //Voltage in mV(Q2) applied to VDDGFX when entering DCS GFXO…
1105 …t DcsMinGfxOffTime; //Minimum amount of time PMFW shuts GFX OFF as part of GFX DCS phase
1106 …OffTime; //Maximum amount of time PMFW can shut GFX OFF as part of GFX DCS phase at a stretch.
1108 …inCreditAccum; //Min amount of positive credit accumulation before waking GFX up as part of DCS.
1110 …of time power credit accumulator should have a value > 0 before SMU exits the DCS throttling phase.
H A Dsmu14_driver_if_v14_0.h1162 uint16_t GfxclkThrottleClock; //Used primarily in DCS
1195 // GFX DCS
1198 …6_t DcsMinGfxOffTime; //Minimum amount of time PMFW shuts GFX OFF as part of GFX DCS phase
1199 …OffTime; //Maximum amount of time PMFW can shut GFX OFF as part of GFX DCS phase at a stretch.
1201 …inCreditAccum; //Min amount of positive credit accumulation before waking GFX up as part of DCS.
1203 …of time power credit accumulator should have a value > 0 before SMU exits the DCS throttling phase.
/linux/drivers/dma/
H A Ddma-jz4780.c681 u32 dcs; in jz4780_dma_chan_irq() local
686 dcs = jz4780_dma_chn_readl(jzdma, jzchan->id, JZ_DMA_REG_DCS); in jz4780_dma_chan_irq()
689 if (dcs & JZ_DMA_DCS_AR) { in jz4780_dma_chan_irq()
691 "address error (DCS=0x%x)\n", dcs); in jz4780_dma_chan_irq()
694 if (dcs & JZ_DMA_DCS_HLT) { in jz4780_dma_chan_irq()
696 "channel halt (DCS=0x%x)\n", dcs); in jz4780_dma_chan_irq()
700 jzchan->desc->status = dcs; in jz4780_dma_chan_irq()
702 if ((dcs & (JZ_DMA_DCS_AR | JZ_DMA_DCS_HLT)) == 0) { in jz4780_dma_chan_irq()
707 } else if (dcs & JZ_DMA_DCS_TT) { in jz4780_dma_chan_irq()
/linux/include/drm/
H A Ddrm_mipi_dbi.h210 * mipi_dbi_command - MIPI DCS command with optional parameter(s)
215 * Send MIPI DCS command to the controller. Use mipi_dbi_command_read() for
H A Ddrm_mipi_dsi.h418 * mipi_dsi_dcs_write_seq - transmit a DCS command with payload
440 * mipi_dsi_dcs_write_seq_multi - transmit a DCS command with payload
/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8916-samsung-rossa-common.dtsi27 /* On rossa backlight is controlled with MIPI DCS commands */
/linux/sound/soc/codecs/
H A Dwm_hubs.c232 WARN(1, "Unknown DCS readback method\n"); in wm_hubs_read_dc_servo()
261 dev_dbg(component->dev, "Using cached DCS offset %x for %d,%d\n", in enable_dc_servo()
287 dev_dbg(component->dev, "DCS input: %x %x\n", reg_l, reg_r); in enable_dc_servo()
297 dev_dbg(component->dev, "DCS right %d->%d\n", offset, in enable_dc_servo()
304 dev_dbg(component->dev, "DCS left %d->%d\n", offset, in enable_dc_servo()
309 dev_dbg(component->dev, "DCS result: %x\n", dcs_cfg); in enable_dc_servo()
H A Dwm8903.c353 pr_warn("DCS mode %d delay not set\n", dcs_mode); in wm8903_seq_notifier()
914 SND_SOC_DAPM_SUPPLY("DCS Master", WM8903_DC_SERVO_0, 4, 0, NULL, 0),
1060 { "HPL_DCS", NULL, "DCS Master" },
1061 { "HPR_DCS", NULL, "DCS Master" },
1062 { "LINEOUTL_DCS", NULL, "DCS Master" },
1063 { "LINEOUTR_DCS", NULL, "DCS Master" },
/linux/Documentation/devicetree/bindings/display/panel/
H A Dpanel-mipi-dbi-spi.yaml56 The MIPI DCS command set_address_mode (36h) has one bit that controls RGB/BGR
/linux/drivers/gpu/drm/i915/display/
H A Dintel_dsi_dcs_backlight.c176 "[CONNECTOR:%d:%s] Using DCS for backlight control\n", in dcs_setup_backlight()
/linux/drivers/nfc/pn533/
H A Dpn533.h29 #define PN533_STD_FRAME_TAIL_LEN 2 /* data[len] DCS, data[len + 1] postamble*/
/linux/arch/x86/math-emu/
H A DREADME406 Nick Holloway, alfie@dcs.warwick.ac.uk
407 Hermano Moura, moura@dcs.gla.ac.uk

1234