Home
last modified time | relevance | path

Searched full:complex (Results 1 – 25 of 751) sorted by relevance

12345678910>>...31

/linux/Documentation/devicetree/bindings/pci/
H A Dpci-msi.txt4 Each PCI device under a root complex is uniquely identified by its Requester ID
26 PCI root complex
52 - msi-parent: Describes the MSI parent of the root complex itself. Where
53 the root complex and MSI controller do not pass sideband data with MSI
55 used by PCI devices under the root complex, if defined as such in the
56 binding for the root complex.
75 compatible = "vendor,pcie-root-complex";
103 compatible = "vendor,pcie-root-complex";
132 compatible = "vendor,pcie-root-complex";
162 compatible = "vendor,pcie-root-complex";
[all …]
H A Dpci-iommu.txt4 Each PCI(e) device under a root complex is uniquely identified by its Requester
18 root complex may split masters across a set of IOMMUs (e.g. with one IOMMU per
29 PCI root complex
63 compatible = "vendor,pcie-root-complex";
90 compatible = "vendor,pcie-root-complex";
118 compatible = "vendor,pcie-root-complex";
158 compatible = "vendor,pcie-root-complex";
/linux/tools/perf/pmu-events/arch/arm64/arm/cortex-a510/
H A Dcache.json102complex is configured with a per-complex L2 cache, this event does not count. If the complex is co…
105complex is configured with a per-complex L2 cache, this event does not count. If the complex is co…
/linux/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/
H A Dmlx5hws_bwc_complex.c31 * split into complex martcher. in mlx5hws_bwc_match_params_is_complex()
38 mlx5hws_dbg(ctx, "Matcher definer layout: need complex matcher\n"); in mlx5hws_bwc_match_params_is_complex()
55 mlx5hws_err(table->ctx, "Complex matcher is not supported yet\n"); in mlx5hws_bwc_matcher_create_complex()
72 "Complex rule is not supported yet\n"); in mlx5hws_bwc_rule_create_complex()
84 "Moving complex rule is not supported yet\n"); in mlx5hws_bwc_matcher_move_all_complex()
/linux/Documentation/userspace-api/media/v4l/
H A Dpixfmt-sdr-cs08.rst9 Complex signed 8-bit IQ sample
15 This format contains sequence of complex number samples. Each complex
H A Dpixfmt-sdr-cu08.rst9 Complex unsigned 8-bit IQ sample
15 This format contains sequence of complex number samples. Each complex
H A Dpixfmt-sdr-cu16le.rst10 Complex unsigned 16-bit little endian IQ sample
16 This format contains sequence of complex number samples. Each complex
H A Dpixfmt-sdr-cs14le.rst9 Complex signed 14-bit little endian IQ sample
15 This format contains sequence of complex number samples. Each complex
H A Dpixfmt-sdr-pcu16be.rst9 Planar complex unsigned 16-bit big endian IQ sample
14 This format contains a sequence of complex number samples. Each complex
H A Dpixfmt-sdr-pcu20be.rst9 Planar complex unsigned 20-bit big endian IQ sample
14 This format contains a sequence of complex number samples. Each complex
H A Dpixfmt-sdr-pcu18be.rst9 Planar complex unsigned 18-bit big endian IQ sample
14 This format contains a sequence of complex number samples. Each complex
/linux/Documentation/devicetree/bindings/sound/
H A Datmel,sam9x5-wm8731-audio.yaml7 title: Atmel at91sam9x5ek wm8731 audio complex
13 The audio complex configuration for Atmel at91sam9x5ek with WM8731 audio codec.
21 description: The user-visible name of this sound complex.
H A Datmel,asoc-wm8904.yaml7 title: Atmel wm8904 audio codec complex
13 The ASoC audio complex configuration for Atmel with WM8904 audio codec.
21 description: The user-visible name of this sound complex.
H A Deukrea-tlv320.txt1 Audio complex for Eukrea boards with tlv320aic23 codec.
7 - eukrea,model : The user-visible name of this sound complex.
H A Datmel-at91sam9g20ek-wm8731-audio.txt1 * Atmel at91sam9g20ek wm8731 audio complex
5 - atmel,model: The user-visible name of this sound complex.
H A Dmxs-audio-sgtl5000.txt1 * Freescale MXS audio complex with SGTL5000 codec
5 - model : The user-visible name of this sound complex
H A Dsamsung,arndale.yaml7 title: Insignal Arndale boards audio complex
29 description: The user-visible name of this sound complex.
/linux/Documentation/misc-devices/
H A Ddw-xdata-pcie.rst19 This driver should be used as a host-side (Root Complex) driver and Synopsys
33 Write TLPs traffic generation - Root Complex to Endpoint direction
49 Read TLPs traffic generation - Endpoint to Root Complex direction
/linux/include/drm/
H A Ddrm_module.h30 * the PCI driver my_pci_drv. For more complex module initialization, you
52 * drm_firmware_drivers_only(). For more complex module initialization,
115 * drm_firmware_drivers_only(). For more complex module initialization,
/linux/include/uapi/linux/
H A Dfsl_mc.h3 * Management Complex (MC) userspace public interface
16 * struct fsl_mc_command - Management Complex (MC) command structure
/linux/drivers/pci/controller/
H A Dpcie-iproc.h18 * PAXB is the wrapper used in root complex that can be connected to an
21 * PAXC is the wrapper used in root complex dedicated for internal emulated
67 * @rej_unconfig_pf: indicates the root complex needs to detect and reject
/linux/drivers/bus/fsl-mc/
H A DKconfig19 bool "Management Complex (MC) userspace support"
23 configuring DPAA2 objects exported by the Management Complex.
/linux/Documentation/devicetree/bindings/clock/
H A Dmvebu-cpu-clock.txt7 - reg : Address and length of the clock complex register set, followed
12 cpuclk: clock-complex@d0018700 {
/linux/Documentation/devicetree/bindings/phy/
H A Dbrcm,sr-pcie-phy.txt10 For PAXB based root complex, one can have a configuration of up to 8 PHYs
13 For the internal PAXC based root complex, PHY index is always 8
/linux/Documentation/devicetree/bindings/arm/tegra/
H A Dnvidia,tegra-ccplex-cluster.yaml7 title: NVIDIA Tegra CPU COMPLEX CLUSTER area
16 The Tegra CPU COMPLEX CLUSTER area contains memory-mapped

12345678910>>...31