Home
last modified time | relevance | path

Searched full:ctrl1 (Results 1 – 25 of 91) sorted by relevance

1234

/linux/drivers/gpu/drm/tve200/
H A Dtve200_display.c133 u32 ctrl1 = 0; in tve200_display_enable() local
154 ctrl1 |= TVE200_CTRL_CSMODE; in tve200_display_enable()
156 ctrl1 |= TVE200_CTRL_NONINTERLACE; in tve200_display_enable()
158 ctrl1 |= TVE200_CTRL_BURST_32_WORDS; in tve200_display_enable()
160 ctrl1 |= TVE200_CTRL_RETRYCNT_16; in tve200_display_enable()
162 ctrl1 |= TVE200_CTRL_NTSC; in tve200_display_enable()
165 ctrl1 |= TVE200_VSTSTYPE_VSYNC; in tve200_display_enable()
169 ctrl1 |= TVE200_CTRL_TVCLKP; in tve200_display_enable()
173 ctrl1 |= TVE200_CTRL_IPRESOL_CIF; in tve200_display_enable()
176 ctrl1 |= TVE200_CTRL_IPRESOL_VGA; in tve200_display_enable()
[all …]
/linux/drivers/gpu/drm/aspeed/
H A Daspeed_gfx_crtc.c31 u32 ctrl1; in aspeed_gfx_set_pixel_fmt() local
33 ctrl1 = readl(priv->base + CRT_CTRL1); in aspeed_gfx_set_pixel_fmt()
34 ctrl1 &= ~CRT_CTRL_COLOR_MASK; in aspeed_gfx_set_pixel_fmt()
39 ctrl1 |= CRT_CTRL_COLOR_RGB565; in aspeed_gfx_set_pixel_fmt()
44 ctrl1 |= CRT_CTRL_COLOR_XRGB8888; in aspeed_gfx_set_pixel_fmt()
52 writel(ctrl1, priv->base + CRT_CTRL1); in aspeed_gfx_set_pixel_fmt()
59 u32 ctrl1 = readl(priv->base + CRT_CTRL1); in aspeed_gfx_enable_controller() local
65 writel(ctrl1 | CRT_CTRL_EN, priv->base + CRT_CTRL1); in aspeed_gfx_enable_controller()
71 u32 ctrl1 = readl(priv->base + CRT_CTRL1); in aspeed_gfx_disable_controller() local
74 writel(ctrl1 & ~CRT_CTRL_EN, priv->base + CRT_CTRL1); in aspeed_gfx_disable_controller()
[all …]
/linux/drivers/crypto/bcm/
H A Dspu2.c367 /* Dump FMD ctrl1. The ctrl1 input is in host byte order */
368 static void spu2_dump_fmd_ctrl1(u64 ctrl1) in spu2_dump_fmd_ctrl1() argument
378 packet_log(" FMD CTRL1 %#16llx\n", ctrl1); in spu2_dump_fmd_ctrl1()
379 if (ctrl1 & SPU2_TAG_LOC) in spu2_dump_fmd_ctrl1()
383 if (ctrl1 & SPU2_HAS_FR_DATA) in spu2_dump_fmd_ctrl1()
385 if (ctrl1 & SPU2_HAS_AAD1) in spu2_dump_fmd_ctrl1()
387 if (ctrl1 & SPU2_HAS_NAAD) in spu2_dump_fmd_ctrl1()
389 if (ctrl1 & SPU2_HAS_AAD2) in spu2_dump_fmd_ctrl1()
391 if (ctrl1 & SPU2_HAS_ESN) in spu2_dump_fmd_ctrl1()
395 hash_key_len = (ctrl1 & SPU2_HASH_KEY_LEN) >> SPU2_HASH_KEY_LEN_SHIFT; in spu2_dump_fmd_ctrl1()
[all …]
H A Dspu2.h77 __le64 ctrl1; member
113 /* FMD ctrl1 field masks */
/linux/drivers/net/can/cc770/
H A Dcc770.c149 cc770_write_reg(priv, msgobj[mo].ctrl1, in enable_all_objs()
153 cc770_write_reg(priv, msgobj[mo].ctrl1, in enable_all_objs()
160 cc770_write_reg(priv, msgobj[mo].ctrl1, in enable_all_objs()
181 cc770_write_reg(priv, msgobj[mo].ctrl1, in disable_all_objs()
189 cc770_write_reg(priv, msgobj[mo].ctrl1, in disable_all_objs()
270 cc770_write_reg(priv, msgobj[mo].ctrl1, in chipset_init()
400 cc770_write_reg(priv, msgobj[mo].ctrl1, in cc770_tx()
421 cc770_write_reg(priv, msgobj[mo].ctrl1, in cc770_tx()
438 msgobj[mo].ctrl1) & TXRQST_UNC) == TXRQST_SET) { in cc770_start_xmit()
449 static void cc770_rx(struct net_device *dev, unsigned int mo, u8 ctrl1) in cc770_rx() argument
[all …]
/linux/drivers/rtc/
H A Drtc-rx8025.c83 u8 ctrl1; member
203 rx8025->ctrl1 & ~RX8025_BIT_CTRL1_DALE)) in rx8025_handle_irq()
294 rx8025->ctrl1 = ctrl[0] & ~RX8025_BIT_CTRL1_TEST; in rx8025_init_client()
354 t->enabled = !!(rx8025->ctrl1 & RX8025_BIT_CTRL1_DALE); in rx8025_read_alarm()
376 if (rx8025->ctrl1 & RX8025_BIT_CTRL1_DALE) { in rx8025_set_alarm()
377 rx8025->ctrl1 &= ~RX8025_BIT_CTRL1_DALE; in rx8025_set_alarm()
379 rx8025->ctrl1); in rx8025_set_alarm()
388 rx8025->ctrl1 |= RX8025_BIT_CTRL1_DALE; in rx8025_set_alarm()
390 rx8025->ctrl1); in rx8025_set_alarm()
402 u8 ctrl1; in rx8025_alarm_irq_enable() local
[all …]
H A Drtc-rc5t619.c122 unsigned int ctrl1; in rc5t619_rtc_read_time() local
132 err = regmap_read(rtc->rn5t618->regmap, RN5T618_RTC_CTRL1, &ctrl1); in rc5t619_rtc_read_time()
149 if (ctrl1 & CTRL1_24HR) in rc5t619_rtc_read_time()
168 unsigned int ctrl1; in rc5t619_rtc_set_time() local
178 err = regmap_read(rtc->rn5t618->regmap, RN5T618_RTC_CTRL1, &ctrl1); in rc5t619_rtc_set_time()
190 if (ctrl1 & CTRL1_24HR) in rc5t619_rtc_set_time()
231 unsigned int ctrl1; in rc5t619_rtc_read_alarm() local
233 err = regmap_read(rtc->rn5t618->regmap, RN5T618_RTC_CTRL1, &ctrl1); in rc5t619_rtc_read_alarm()
258 if (ctrl1 & CTRL1_24HR) in rc5t619_rtc_read_alarm()
266 alrm->enabled = !!(ctrl1 & CTRL1_ALARM_ENABLED); in rc5t619_rtc_read_alarm()
[all …]
/linux/sound/soc/codecs/
H A Dssm2518.c340 unsigned int ctrl1, ctrl1_mask; in ssm2518_hw_params() local
351 ctrl1 = SSM2518_SAI_CTRL1_FS_8000_12000; in ssm2518_hw_params()
353 ctrl1 = SSM2518_SAI_CTRL1_FS_16000_24000; in ssm2518_hw_params()
355 ctrl1 = SSM2518_SAI_CTRL1_FS_32000_48000; in ssm2518_hw_params()
357 ctrl1 = SSM2518_SAI_CTRL1_FS_64000_96000; in ssm2518_hw_params()
364 ctrl1 |= SSM2518_SAI_CTRL1_FMT_RJ_16BIT; in ssm2518_hw_params()
367 ctrl1 |= SSM2518_SAI_CTRL1_FMT_RJ_24BIT; in ssm2518_hw_params()
382 ctrl1_mask, ctrl1); in ssm2518_hw_params()
407 unsigned int ctrl1 = 0, ctrl2 = 0; in ssm2518_set_dai_fmt() local
440 ctrl1 |= SSM2518_SAI_CTRL1_FMT_I2S; in ssm2518_set_dai_fmt()
[all …]
H A Dssm4567.c278 unsigned int ctrl1 = 0; in ssm4567_set_dai_fmt() local
293 ctrl1 |= SSM4567_SAI_CTRL_1_BCLK; in ssm4567_set_dai_fmt()
297 ctrl1 |= SSM4567_SAI_CTRL_1_FSYNC; in ssm4567_set_dai_fmt()
301 ctrl1 |= SSM4567_SAI_CTRL_1_BCLK; in ssm4567_set_dai_fmt()
312 ctrl1 |= SSM4567_SAI_CTRL_1_LJ; in ssm4567_set_dai_fmt()
316 ctrl1 |= SSM4567_SAI_CTRL_1_TDM; in ssm4567_set_dai_fmt()
319 ctrl1 |= SSM4567_SAI_CTRL_1_TDM | SSM4567_SAI_CTRL_1_LJ; in ssm4567_set_dai_fmt()
322 ctrl1 |= SSM4567_SAI_CTRL_1_PDM; in ssm4567_set_dai_fmt()
329 ctrl1 |= SSM4567_SAI_CTRL_1_FSYNC; in ssm4567_set_dai_fmt()
337 ctrl1); in ssm4567_set_dai_fmt()
H A Dadau1977.c300 unsigned int ctrl1; in adau1977_hw_params() local
336 ctrl1 = ADAU1977_SAI_CTRL1_DATA_WIDTH_16BIT; in adau1977_hw_params()
341 ctrl1 = ADAU1977_SAI_CTRL1_DATA_WIDTH_24BIT; in adau1977_hw_params()
353 ctrl1 |= ADAU1977_SAI_CTRL1_BCLKRATE_16; in adau1977_hw_params()
355 ctrl1 |= ADAU1977_SAI_CTRL1_BCLKRATE_32; in adau1977_hw_params()
361 ctrl1); in adau1977_hw_params()
499 unsigned int ctrl0, ctrl1, drv; in adau1977_set_tdm_slot() local
532 ctrl1 = ADAU1977_SAI_CTRL1_SLOT_WIDTH_16; in adau1977_set_tdm_slot()
538 ctrl1 = ADAU1977_SAI_CTRL1_SLOT_WIDTH_24; in adau1977_set_tdm_slot()
541 ctrl1 = ADAU1977_SAI_CTRL1_SLOT_WIDTH_32; in adau1977_set_tdm_slot()
[all …]
H A Dak4613.c113 #define CTRL1 0x03 /* Control 1 */ macro
146 /* CTRL1 */
191 * Same as Ctrl1 :: TDM1/TDM0
232 u8 ctrl1; member
272 * CTRL1 register
288 #define AK4613_CTRL1_TO_MODE(priv) ((priv)->ctrl1 >> 6) /* AK4613_CONFIG_MODE_x */
394 priv->ctrl1 = 0; in ak4613_dai_shutdown()
605 * If it was already working, use current priv->ctrl1 in ak4613_dai_hw_params()
626 * Ctrl1 in ak4613_dai_hw_params()
631 priv->ctrl1 = (tdm << 6) | (iface->dif << 3); in ak4613_dai_hw_params()
[all …]
H A Dadau17x1.c566 unsigned int ctrl0, ctrl1; in adau17x1_set_dai_fmt() local
586 ctrl1 = ADAU17X1_SERIAL_PORT1_DELAY1; in adau17x1_set_dai_fmt()
591 ctrl1 = ADAU17X1_SERIAL_PORT1_DELAY0; in adau17x1_set_dai_fmt()
596 ctrl1 = ADAU17X1_SERIAL_PORT1_DELAY1; in adau17x1_set_dai_fmt()
601 ctrl1 = ADAU17X1_SERIAL_PORT1_DELAY0; in adau17x1_set_dai_fmt()
636 ADAU17X1_SERIAL_PORT1_DELAY_MASK, ctrl1); in adau17x1_set_dai_fmt()
/linux/drivers/input/rmi4/
H A Drmi_f3a.c170 u8 ctrl1[RMI_F3A_MAX_REG_SIZE]; in rmi_f3a_initialize() local
192 /* Ctrl1 -> gpio direction */ in rmi_f3a_initialize()
194 ctrl1, f3a->register_count); in rmi_f3a_initialize()
200 error = rmi_f3a_map_gpios(fn, f3a, query1, ctrl1); in rmi_f3a_initialize()
/linux/drivers/gpu/drm/bridge/analogix/
H A Danalogix-i2c-dptx.c104 u8 ctrl1 = msg->request; in anx_dp_aux_transfer() local
117 ctrl1 |= (msg->size - 1) << SP_AUX_LENGTH_SHIFT; in anx_dp_aux_transfer()
133 err = regmap_write(map_dptx, SP_DP_AUX_CH_CTRL1_REG, ctrl1); in anx_dp_aux_transfer()
/linux/drivers/gpu/drm/mxsfb/
H A Dmxsfb_kms.c56 u32 ctrl, ctrl1; in mxsfb_set_formats() local
63 /* CTRL1 contains IRQ config and status bits, preserve those. */ in mxsfb_set_formats()
64 ctrl1 = readl(mxsfb->base + LCDC_CTRL1); in mxsfb_set_formats()
65 ctrl1 &= CTRL1_CUR_FRAME_DONE_IRQ_EN | CTRL1_CUR_FRAME_DONE_IRQ; in mxsfb_set_formats()
71 ctrl1 |= CTRL1_SET_BYTE_PACKAGING(0xf); in mxsfb_set_formats()
77 ctrl1 |= CTRL1_SET_BYTE_PACKAGING(0x7); in mxsfb_set_formats()
96 writel(ctrl1, mxsfb->base + LCDC_CTRL1); in mxsfb_set_formats()
192 * All known revisions of the LCDIF IP have CTRL1 RECOVER_ON_UNDERFLOW in mxsfb_enable_controller()
/linux/drivers/leds/
H A Dleds-is31fl319x.c254 u8 ctrl1 = 0, ctrl2 = 0; in is31fl3196_brightness_set() local
279 ctrl1 |= on << i; /* 0..2 => bit 0..2 */ in is31fl3196_brightness_set()
281 ctrl1 |= on << (i + 1); /* 3..5 => bit 4..6 */ in is31fl3196_brightness_set()
286 if (ctrl1 > 0 || ctrl2 > 0) { in is31fl3196_brightness_set()
288 ctrl1, ctrl2); in is31fl3196_brightness_set()
289 regmap_write(is31->regmap, IS31FL3196_CTRL1, ctrl1); in is31fl3196_brightness_set()
297 /* shut down (no need to clear CTRL1/2) */ in is31fl3196_brightness_set()
/linux/drivers/pinctrl/intel/
H A Dpinctrl-cherryview.c616 static bool chv_pad_is_locked(u32 ctrl1) in chv_pad_is_locked() argument
618 return ctrl1 & CHV_PADCTRL1_CFGLOCK; in chv_pad_is_locked()
630 u32 ctrl0, ctrl1; in chv_pin_dbg_show() local
634 ctrl1 = chv_readl(pctrl, offset, CHV_PADCTRL1); in chv_pin_dbg_show()
648 seq_printf(s, "0x%08x 0x%08x", ctrl0, ctrl1); in chv_pin_dbg_show()
650 if (chv_pad_is_locked(ctrl1)) in chv_pin_dbg_show()
838 u32 ctrl0, ctrl1; in chv_config_get() local
844 ctrl1 = chv_readl(pctrl, pin, CHV_PADCTRL1); in chv_config_get()
900 if (ctrl1 & CHV_PADCTRL1_ODEN) in chv_config_get()
905 if (!(ctrl1 & CHV_PADCTRL1_ODEN)) in chv_config_get()
[all …]
/linux/drivers/comedi/drivers/
H A Dme_daq.c138 unsigned short ctrl1; /* Mirror of CONTROL_1 register */ member
268 devpriv->ctrl1 |= ME_CTRL1_ADC_MODE_SOFT_TRIG; in me_ai_insn_read()
269 writew(devpriv->ctrl1, dev->mmio + ME_CTRL1_REG); in me_ai_insn_read()
288 devpriv->ctrl1 &= ~ME_CTRL1_ADC_MODE_MASK; in me_ai_insn_read()
289 writew(devpriv->ctrl1, dev->mmio + ME_CTRL1_REG); in me_ai_insn_read()
420 devpriv->ctrl1 = 0; in me_reset()
/linux/drivers/net/phy/
H A Dphy-c45.c111 int bt1_ctrl, ctrl1, ctrl2, ret; in genphy_c45_pma_setup_forced() local
117 ctrl1 = phy_read_mmd(phydev, MDIO_MMD_PMAPMD, MDIO_CTRL1); in genphy_c45_pma_setup_forced()
118 if (ctrl1 < 0) in genphy_c45_pma_setup_forced()
119 return ctrl1; in genphy_c45_pma_setup_forced()
125 ctrl1 &= ~MDIO_CTRL1_SPEEDSEL; in genphy_c45_pma_setup_forced()
140 ctrl1 |= MDIO_PMA_CTRL1_SPEED100; in genphy_c45_pma_setup_forced()
144 ctrl1 |= MDIO_PMA_CTRL1_SPEED1000; in genphy_c45_pma_setup_forced()
149 ctrl1 |= MDIO_CTRL1_SPEED2_5G; in genphy_c45_pma_setup_forced()
154 ctrl1 |= MDIO_CTRL1_SPEED5G; in genphy_c45_pma_setup_forced()
159 ctrl1 |= MDIO_CTRL1_SPEED10G; in genphy_c45_pma_setup_forced()
[all …]
/linux/drivers/net/ethernet/huawei/hinic/
H A Dhinic_hw_eqs.c485 u32 page_size_val, elem_size, val, ctrl1; in get_ctrl1_val() local
489 /* RMW Ctrl1 */ in get_ctrl1_val()
501 ctrl1 = HINIC_AEQ_CTRL_1_SET(eq->q_len, LEN) | in get_ctrl1_val()
505 val |= ctrl1; in get_ctrl1_val()
507 /* RMW Ctrl1 */ in get_ctrl1_val()
517 ctrl1 = HINIC_CEQ_CTRL_1_SET(eq->q_len, LEN) | in get_ctrl1_val()
520 val |= ctrl1; in get_ctrl1_val()
554 ceq_ctrl.ctrl1 = get_ctrl1_val(eq, addr); in set_ceq_ctrl_reg()
/linux/drivers/extcon/
H A Dextcon-max77843.c203 unsigned int ctrl1, ctrl2; in max77843_muic_set_path() local
206 ctrl1 = val; in max77843_muic_set_path()
208 ctrl1 = MAX77843_MUIC_CONTROL1_SW_OPEN; in max77843_muic_set_path()
211 ctrl1 |= MAX77843_MUIC_CONTROL1_NOBCCOMP_MASK; in max77843_muic_set_path()
218 ctrl1); in max77843_muic_set_path()
240 ctrl1, ctrl2, attached ? "attached" : "detached"); in max77843_muic_set_path()
H A Dextcon-max8997.c201 u8 ctrl1, ctrl2 = 0; in max8997_muic_set_path() local
204 ctrl1 = val; in max8997_muic_set_path()
206 ctrl1 = CONTROL1_SW_OPEN; in max8997_muic_set_path()
209 MAX8997_MUIC_REG_CONTROL1, ctrl1, COMP_SW_MASK); in max8997_muic_set_path()
230 ctrl1, ctrl2, attached ? "attached" : "detached"); in max8997_muic_set_path()
H A Dextcon-max14577.c198 u8 ctrl1, ctrl2 = 0; in max14577_muic_set_path() local
211 ctrl1 = val; in max14577_muic_set_path()
213 ctrl1 = CTRL1_SW_OPEN; in max14577_muic_set_path()
217 CLEAR_IDBEN_MICEN_MASK, ctrl1); in max14577_muic_set_path()
238 ctrl1, ctrl2, attached ? "attached" : "detached"); in max14577_muic_set_path()
/linux/drivers/net/wireless/ath/ath9k/
H A Dar9003_paprd.c146 static const u32 ctrl1[3] = { in ar9003_paprd_setup_single_table() local
186 REG_RMW_FIELD(ah, ctrl1[i], in ar9003_paprd_setup_single_table()
188 REG_RMW_FIELD(ah, ctrl1[i], in ar9003_paprd_setup_single_table()
190 REG_RMW_FIELD(ah, ctrl1[i], in ar9003_paprd_setup_single_table()
192 REG_RMW_FIELD(ah, ctrl1[i], in ar9003_paprd_setup_single_table()
194 REG_RMW_FIELD(ah, ctrl1[i], in ar9003_paprd_setup_single_table()
196 REG_RMW_FIELD(ah, ctrl1[i], in ar9003_paprd_setup_single_table()
/linux/drivers/usb/cdns3/
H A Ddrd.h36 __le32 ctrl1; member
56 __le32 ctrl1; member

1234