/linux/drivers/gpu/drm/amd/display/dc/dce112/ |
H A D | dce112_compressor.c | 37 cp110->base.ctx->logger 39 (reg + cp110->offsets.dcp_offset) 41 (reg + cp110->offsets.dmif_offset) 98 static uint32_t lpt_size_alignment(struct dce112_compressor *cp110) in lpt_size_alignment() argument 101 return cp110->base.raw_size * cp110->base.banks_num * in lpt_size_alignment() 102 cp110->base.dram_channels_num; in lpt_size_alignment() 105 static uint32_t lpt_memory_control_config(struct dce112_compressor *cp110, in lpt_memory_control_config() argument 109 if (cp110->base.options.bits.LPT_MC_CONFIG == 1) { in lpt_memory_control_config() 117 switch (cp110->base.dram_channels_num) { in lpt_memory_control_config() 148 switch (cp110->base.banks_num) { in lpt_memory_control_config() [all …]
|
H A D | dce112_compressor.h | 45 void dce112_compressor_construct(struct dce112_compressor *cp110,
|
/linux/Documentation/devicetree/bindings/interrupt-controller/ |
H A D | marvell,cp110-icu.yaml | 4 $id: http://devicetree.org/schemas/interrupt-controller/marvell,cp110-icu.yaml# 22 const: marvell,cp110-icu 44 - marvell,cp110-icu-nsr 45 - marvell,cp110-icu-sr 46 - marvell,cp110-icu-sei 47 - marvell,cp110-icu-rei 77 compatible = "marvell,cp110-icu"; 84 compatible = "marvell,cp110-icu-nsr"; 92 compatible = "marvell,cp110-icu-sei";
|
H A D | marvell,ap806-gicp.yaml | 15 located in the Marvell CP110 to turn wired interrupts inside the CP
|
/linux/Documentation/devicetree/bindings/phy/ |
H A D | marvell,comphy-cp110.yaml | 4 $id: http://devicetree.org/schemas/phy/marvell,comphy-cp110.yaml# 15 * Armada 7k/8k (on the CP110) 24 - marvell,comphy-cp110 51 description: Reference clocks for CP110; MG clock, MG Core clock, AXI clock 60 description: Phandle to the Marvell system controller (CP110 only) 107 compatible = "marvell,comphy-cp110";
|
H A D | marvell,armada-cp110-utmi-phy.yaml | 5 $id: http://devicetree.org/schemas/phy/marvell,armada-cp110-utmi-phy.yaml# 8 title: Marvell Armada CP110/CP115 UTMI PHY 28 const: marvell,cp110-utmi-phy 84 compatible = "marvell,cp110-utmi-phy";
|
/linux/arch/arm64/boot/dts/marvell/ |
H A D | armada-80x0.dtsi | 20 * Instantiate the master CP110 30 #include "armada-cp110.dtsi" 41 * Instantiate the slave CP110 51 #include "armada-cp110.dtsi" 101 * The cryptographic engine found on the cp110
|
H A D | armada-cp11x.dtsi | 136 compatible = "marvell,comphy-cp110"; 197 compatible = "marvell,cp110-icu"; 203 compatible = "marvell,cp110-icu-nsr"; 211 compatible = "marvell,cp110-icu-sei"; 231 compatible = "marvell,cp110-clock"; 285 compatible = "marvell,armada-cp110-thermal"; 294 compatible = "marvell,cp110-utmi-phy"; 504 compatible = "marvell,armada-cp110-sdhci";
|
H A D | armada-70x0.dtsi | 18 * Instantiate the CP110 28 #include "armada-cp110.dtsi"
|
H A D | armada-cp110.dtsi | 5 * Device Tree file for Marvell Armada CP110.
|
H A D | armada-7020.dtsi | 6 * one CP110.
|
H A D | armada-8020.dtsi | 6 * two CP110.
|
H A D | armada-7040.dtsi | 6 * one CP110.
|
H A D | armada-8040.dtsi | 6 * two CP110.
|
/linux/drivers/clk/mvebu/ |
H A D | cp110-system-controller.c | 3 * Marvell Armada CP110 System Controller 12 * CP110 has 6 core clocks: 24 * CP110 has 32 gateable clocks, for the various peripherals in the IP. 27 #define pr_fmt(fmt) "cp110-system-controller: " fmt 407 { .compatible = "marvell,cp110-system-controller0", }, 414 .name = "marvell-cp110-system-controller0", 422 { .compatible = "marvell,cp110-clock", }, 429 .name = "marvell-cp110-clock",
|
H A D | armada_ap_cp_helper.c | 3 * Marvell Armada AP and CP110 helper
|
H A D | Makefile | 17 obj-$(CONFIG_ARMADA_CP110_SYSCON) += cp110-system-controller.o
|
/linux/drivers/phy/marvell/ |
H A D | Kconfig | 59 tristate "Marvell CP110 comphy driver" 66 shared serdes PHYs on Marvell Armada 7k/8k (in the CP110). Its serdes 71 tristate "Marvell CP110 UTMI driver" 76 Enable this to support Marvell CP110 UTMI PHY driver.
|
H A D | Makefile | 10 obj-$(CONFIG_PHY_MVEBU_CP110_COMPHY) += phy-mvebu-cp110-comphy.o 11 obj-$(CONFIG_PHY_MVEBU_CP110_UTMI) += phy-mvebu-cp110-utmi.o
|
/linux/Documentation/devicetree/bindings/thermal/ |
H A D | armada-thermal.txt | 12 * marvell,armada-cp110-thermal 14 Note: these bindings are deprecated for AP806/CP110 and should instead 17 Documentation/devicetree/bindings/arm/marvell/cp110-system-controller.txt
|
/linux/Documentation/devicetree/bindings/arm/marvell/ |
H A D | cp110-system-controller.txt | 1 Marvell Armada CP110 System Controller 4 The CP110 is one of the two core HW blocks of the Marvell Armada 7K/8K 12 - reg: register area of the CP110 system controller 70 "marvell,cp110-clock" 174 compatible = "marvell,cp110-clock"; 210 * marvell,armada-cp110-thermal 229 compatible = "marvell,armada-cp110-thermal";
|
/linux/drivers/irqchip/ |
H A D | irq-mvebu-icu.c | 250 .compatible = "marvell,cp110-icu-nsr", 254 .compatible = "marvell,cp110-icu-sei", 358 { .compatible = "marvell,cp110-icu", },
|
/linux/drivers/pinctrl/mvebu/ |
H A D | Makefile | 10 obj-$(CONFIG_PINCTRL_ARMADA_CP110) += pinctrl-armada-cp110.o
|
/linux/Documentation/devicetree/bindings/mmc/ |
H A D | marvell,xenon-sdhci.yaml | 26 - marvell,armada-cp110-sdhci 208 compatible = "marvell,armada-cp110-sdhci";
|
/linux/Documentation/arch/arm/ |
H A D | marvell.rst | 218 - 88F6040 (AP806 Quad 600 MHz + one CP110) 219 - 88F7020 (AP806 Dual + one CP110) 220 - 88F7040 (AP806 Quad + one CP110) 235 - 88F8020 (AP806 Dual + two CP110) 236 - 88F8040 (AP806 Quad + two CP110)
|