Home
last modified time | relevance | path

Searched full:cclk (Results 1 – 25 of 69) sorted by relevance

123

/linux/drivers/clk/ti/
H A Dcomposite.c116 struct clk_hw_omap_comp *cclk = to_clk_hw_comp(hw); in _register_composite() local
126 if (!cclk->comp_nodes[i]) in _register_composite()
129 comp = _lookup_component(cclk->comp_nodes[i]); in _register_composite()
132 cclk->comp_nodes[i]->name, node); in _register_composite()
139 if (cclk->comp_clks[comp->type] != NULL) { in _register_composite()
145 cclk->comp_clks[comp->type] = comp; in _register_composite()
148 cclk->comp_nodes[i] = NULL; in _register_composite()
153 comp = cclk->comp_clks[i]; in _register_composite()
171 _get_hw(cclk, CLK_COMPONENT_TYPE_MUX), in _register_composite()
173 _get_hw(cclk, CLK_COMPONENT_TYPE_DIVIDER), in _register_composite()
[all …]
/linux/drivers/clk/sunxi-ng/
H A Dccu_common.c124 struct ccu_common *cclk = desc->ccu_clks[i]; in sunxi_ccu_probe() local
126 if (!cclk) in sunxi_ccu_probe()
129 cclk->base = reg; in sunxi_ccu_probe()
130 cclk->lock = &ccu->lock; in sunxi_ccu_probe()
152 struct ccu_common *cclk = desc->ccu_clks[i]; in sunxi_ccu_probe() local
154 if (!cclk) in sunxi_ccu_probe()
157 if (cclk->max_rate) in sunxi_ccu_probe()
158 clk_hw_set_rate_range(&cclk->hw, cclk->min_rate, in sunxi_ccu_probe()
159 cclk->max_rate); in sunxi_ccu_probe()
161 WARN(cclk->min_rate, in sunxi_ccu_probe()
[all …]
/linux/sound/soc/samsung/
H A Dpcm.c113 * @cclk: the SCLK_AUDIO (audio-bus) clock pointer
128 struct clk *cclk; member
288 clk = pcm->cclk; in s3c_pcm_hw_params()
421 if (clk_get_rate(pcm->cclk) != freq) in s3c_pcm_set_sysclk()
422 clk_set_rate(pcm->cclk, freq); in s3c_pcm_set_sysclk()
520 pcm->cclk = devm_clk_get(&pdev->dev, "audio-bus"); in s3c_pcm_dev_probe()
521 if (IS_ERR(pcm->cclk)) { in s3c_pcm_dev_probe()
523 return PTR_ERR(pcm->cclk); in s3c_pcm_dev_probe()
525 ret = clk_prepare_enable(pcm->cclk); in s3c_pcm_dev_probe()
578 clk_disable_unprepare(pcm->cclk); in s3c_pcm_dev_probe()
[all …]
/linux/drivers/clk/sprd/
H A Dcommon.c27 struct sprd_clk_common *cclk; in sprd_clk_set_regmap() local
30 cclk = desc->clk_clks[i]; in sprd_clk_set_regmap()
31 if (!cclk) in sprd_clk_set_regmap()
34 cclk->regmap = regmap; in sprd_clk_set_regmap()
/linux/drivers/iio/adc/
H A Dti-adc12138.c42 struct clk *cclk; member
49 /* The number of cclk periods for the S/H's acquisition time */
438 adc->cclk = devm_clk_get(&spi->dev, NULL); in adc12138_probe()
439 if (IS_ERR(adc->cclk)) in adc12138_probe()
440 return PTR_ERR(adc->cclk); in adc12138_probe()
462 ret = clk_prepare_enable(adc->cclk); in adc12138_probe()
500 clk_disable_unprepare(adc->cclk); in adc12138_probe()
515 clk_disable_unprepare(adc->cclk); in adc12138_remove()
/linux/drivers/net/pcs/
H A Dpcs-xpcs-plat.c33 struct clk *cclk; member
283 pxpcs->cclk = devm_clk_get(dev, "csr"); in xpcs_plat_init_clk()
284 if (IS_ERR(pxpcs->cclk)) in xpcs_plat_init_clk()
285 return dev_err_probe(dev, PTR_ERR(pxpcs->cclk), in xpcs_plat_init_clk()
408 clk_disable_unprepare(pxpcs->cclk); in xpcs_plat_pm_runtime_suspend()
417 return clk_prepare_enable(pxpcs->cclk); in xpcs_plat_pm_runtime_resume()
/linux/Documentation/devicetree/bindings/net/can/
H A Dbosch,m_can.yaml51 - const: cclk
147 clock-names = "hclk", "cclk";
164 clock-names = "hclk", "cclk";
/linux/drivers/clk/rockchip/
H A Dclk-cpu.c308 struct clk *clk, *cclk; in rockchip_clk_register_cpuclk() local
380 cclk = clk_register(NULL, &cpuclk->hw); in rockchip_clk_register_cpuclk()
381 if (IS_ERR(cclk)) { in rockchip_clk_register_cpuclk()
383 ret = PTR_ERR(cclk); in rockchip_clk_register_cpuclk()
387 return cclk; in rockchip_clk_register_cpuclk()
/linux/arch/arm/boot/dts/st/
H A Dstm32mp153.dtsi42 clock-names = "hclk", "cclk";
56 clock-names = "hclk", "cclk";
H A Dstm32mp133.dtsi19 clock-names = "hclk", "cclk";
32 clock-names = "hclk", "cclk";
/linux/drivers/net/can/m_can/
H A Dm_can_platform.c143 mcan_class->can.clock.freq = clk_get_rate(mcan_class->cclk); in m_can_plat_probe()
192 clk_disable_unprepare(mcan_class->cclk); in m_can_runtime_suspend()
208 err = clk_prepare_enable(mcan_class->cclk); in m_can_runtime_resume()
H A Dm_can.h87 struct clk *cclk; member
H A Dtcan4x5x-core.c396 if (IS_ERR(mcan_class->cclk)) { in tcan4x5x_can_probe()
400 freq = clk_get_rate(mcan_class->cclk); in tcan4x5x_can_probe()
/linux/Documentation/devicetree/bindings/iio/adc/
H A Dti,adc12138.yaml49 For less ADC accuracy and/or slower CCLK frequencies this value may be
80 clocks = <&cclk>;
/linux/drivers/net/ethernet/chelsio/cxgb4vf/
H A Dt4vf_common.h198 u32 cclk; /* Core Clock (KHz) */ member
311 return adapter->params.vpd.cclk / 1000; in core_ticks_per_usec()
317 return (us * adapter->params.vpd.cclk) / 1000; in us_to_core_ticks()
323 return (ticks * 1000) / adapter->params.vpd.cclk; in core_ticks_to_us()
/linux/drivers/mmc/host/
H A Dmmci_stm32_sdmmc.c307 * cclk = mclk / (2 * clkdiv) in mmci_sdmmc_set_clkreg()
313 host->cclk = host->mclk; in mmci_sdmmc_set_clkreg()
318 host->cclk = host->mclk / (2 * clk); in mmci_sdmmc_set_clkreg()
327 host->cclk = host->mclk / (2 * clk); in mmci_sdmmc_set_clkreg()
332 host->mmc->actual_clock = host->cclk; in mmci_sdmmc_set_clkreg()
H A Dmmci.c394 if (host->cclk < 25000000) in mmci_reg_delay()
445 /* Make sure cclk reflects the current calculated clock */ in mmci_set_clkreg()
446 host->cclk = 0; in mmci_set_clkreg()
450 host->cclk = host->mclk; in mmci_set_clkreg()
455 host->cclk = host->mclk; in mmci_set_clkreg()
466 host->cclk = host->mclk / (clk + 2); in mmci_set_clkreg()
475 host->cclk = host->mclk / (2 * (clk + 1)); in mmci_set_clkreg()
485 host->mmc->actual_clock = host->cclk; in mmci_set_clkreg()
1250 clks = (unsigned long long)data->timeout_ns * host->cclk; in mmci_start_data()
1358 clks = (unsigned long long)host->mmc->max_busy_timeout * host->cclk; in mmci_start_command()
[all …]
/linux/arch/arm64/boot/dts/ti/
H A Dk3-am62a-mcu.dtsi162 clock-names = "hclk", "cclk";
174 clock-names = "hclk", "cclk";
H A Dk3-am62-mcu.dtsi161 clock-names = "hclk", "cclk";
173 clock-names = "hclk", "cclk";
H A Dk3-am62p-j722s-common-mcu.dtsi171 clock-names = "hclk", "cclk";
186 clock-names = "hclk", "cclk";
/linux/drivers/scsi/csiostor/
H A Dcsio_hw.h265 uint32_t cclk; member
582 return (ticks * 1000 + hw->vpd.cclk/2) / hw->vpd.cclk; in csio_core_ticks_to_us()
588 return (us * hw->vpd.cclk) / 1000; in csio_us_to_core_ticks()
/linux/arch/arm/boot/dts/microchip/
H A Dsama7g5.dtsi373 clock-names = "hclk", "cclk";
389 clock-names = "hclk", "cclk";
405 clock-names = "hclk", "cclk";
421 clock-names = "hclk", "cclk";
437 clock-names = "hclk", "cclk";
453 clock-names = "hclk", "cclk";
/linux/drivers/clk/tegra/
H A DMakefile17 obj-y += clk-tegra-super-cclk.o
/linux/drivers/clk/ingenic/
H A Djz4770-cgu.c151 "cclk", CGU_CLK_DIV,
195 .gate = { CGU_REG_OPCR, 31, true }, // disable CCLK stop on idle
/linux/arch/arm/boot/dts/ti/omap/
H A Ddra76x.dtsi36 clock-names = "hclk", "cclk";

123