| /freebsd/sys/contrib/device-tree/src/arm64/marvell/ |
| H A D | armada-37xx.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Device Tree Include file for Marvell Armada 37xx family of SoCs. 7 * Gregory CLEMENT <gregory.clement@free-electrons.com> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 14 interrupt-parent = <&gic>; 15 #address-cells = <2>; 16 #size-cells = <2>; 23 reserved-memory { 24 #address-cells = <2>; 25 #size-cells = <2>; [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/mmc/ |
| H A D | marvell,xenon-sdhci.txt | 11 - compatible: should be one of the following 12 - "marvell,armada-3700-sdhci": For controllers on Armada-3700 SoC. 13 Must provide a second register area and marvell,pad-type. 14 - "marvell,armada-ap806-sdhci": For controllers on Armada AP806. 15 - "marvell,armada-ap807-sdhci": For controllers on Armada AP807. 16 - "marvell,armada-cp110-sdhci": For controllers on Armada CP110. 18 - clocks: 20 Require at least input clock for Xenon IP core. For Armada AP806 and 23 - clock-names: 28 - reg: [all …]
|
| H A D | marvell,xenon-sdhci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mmc/marvell,xenon-sdhci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 11 mmc-controller.yaml and the properties used by the Xenon implementation. 20 - Ulf Hansson <ulf.hansson@linaro.org> 25 - enum: 26 - marvell,armada-cp110-sdhci 27 - marvell,armada-ap806-sdhci 29 - items: [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/serial/ |
| H A D | marvell,armada-3700-uart.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/serial/marvell,armada-3700-uart.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Marvell Armada-3700 UART 10 - Pali Rohár <pali@kernel.org> 14 Armada-3700). 19 - marvell,armada-3700-uart 20 - marvell,armada-3700-uart-ext 34 - description: UART sum interrupt [all …]
|
| H A D | mvebu-uart.txt | 2 e.g., Armada-3700. 5 - compatible: 6 - "marvell,armada-3700-uart" for the standard variant of the UART 7 (32 bytes FIFO, no DMA, level interrupts, 8-bit access to the 9 - "marvell,armada-3700-uart-ext" for the extended variant of the 10 UART (128 bytes FIFO, DMA, front interrupts, 8-bit or 32-bit 12 - reg: offset and length of the register set for the device. 13 - clocks: UART reference clock used to derive the baudrate. If no clock 14 is provided (possible only with the "marvell,armada-3700-uart" 17 change will then be possible. When provided it should be UART1-clk [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/clock/ |
| H A D | marvell,armada-3700-periph-clock.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/marvell,armada-3700-periph-clock.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Marvell Armada 37xx SoCs Peripheral Clocks 10 - Andrew Lunn <andrew@lunn.ch> 11 - Gregory Clement <gregory.clement@bootlin.com> 14 Marvell Armada 37xx SoCs provide peripheral clocks which are used as clock 19 The following is a list of provided IDs for Armada 3700 North bridge clocks: 22 ----------------------------------- [all …]
|
| H A D | marvell,armada-3700-tbg-clock.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/clock/marvell,armada-3700-tbg-clock.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Marvell Armada 3700 Time Base Generator Clock 10 - Andrew Lunn <andrew@lunn.ch> 11 - Gregory Clement <gregory.clement@bootlin.com> 14 Marvell Armada 37xx SoCs provide Time Base Generator clocks which are used as 20 The following is a list of provided IDs and clock names on Armada 3700: 29 const: marvell,armada-3700-tbg-clock [all …]
|
| H A D | armada3700-periph-clock.txt | 1 * Peripheral Clock bindings for Marvell Armada 37xx SoCs 3 Marvell Armada 37xx SoCs provide peripheral clocks which are 12 The following is a list of provided IDs for Armada 3700 North bridge clocks: 14 ----------------------------------- 33 The following is a list of provided IDs for Armada 3700 South bridge clocks: 35 ----------------------------------- 36 0 gbe-50 50 MHz parent clock for Gigabit Ethernet 37 1 gbe-core parent clock for Gigabit Ethernet core 38 2 gbe-125 125 MHz parent clock for Gigabit Ethernet 39 3 gbe1-50 50 MHz clock for Gigabit Ethernet port 1 [all …]
|
| H A D | armada3700-tbg-clock.txt | 1 * Time Base Generator Clock bindings for Marvell Armada 37xx SoCs 3 Marvell Armada 37xx SoCs provide Time Base Generator clocks which are 9 The following is a list of provided IDs and clock names on Armada 3700: 16 - compatible : shall be "marvell,armada-3700-tbg-clock" 17 - reg : must be the register address of North Bridge PLL register 18 - #clock-cells : from common clock binding; shall be set to 1 23 compatible = "marvell,armada-3700-tbg-clock"; 26 #clock-cells = <1>;
|
| H A D | marvell,armada-3700-uart-clock.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/clock/marvell,armada-3700-uart-clock.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 6 title: Marvell Armada 3720 UART clocks 9 - Pali Rohár <pali@kernel.org> 13 const: marvell,armada-3700-uart-clock 17 - description: UART Clock Control Register 18 - description: UART 2 Baud Rate Divisor Register 23 "TBG-A-P", "TBG-B-P", "TBG-A-S", "TBG-B-S", "xtal" [all …]
|
| H A D | armada3700-xtal-clock.txt | 1 * Xtal Clock bindings for Marvell Armada 37xx SoCs 3 Marvell Armada 37xx SoCs allow to determine the xtal clock frequencies by 8 See Documentation/devicetree/bindings/pinctrl/marvell,armada-37xx-pinctrl.txt 11 - compatible : shall be one of the following: 12 "marvell,armada-3700-xtal-clock" 13 - #clock-cells : from common clock binding; shall be set to 0 16 - clock-output-names : from common clock binding; allows overwrite default clock 20 pinctrl_nb: pinctrl-nb@13800 { 21 compatible = "armada3710-nb-pinctrl", "syscon", "simple-mfd"; 24 xtalclk: xtal-clk { [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/spi/ |
| H A D | marvell,armada-3700-spi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/spi/marvell,armada-3700-spi.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Marvell Armada 3700 SPI Controller 10 The SPI controller on Marvell Armada 3700 SoC. 13 - Kousik Sanagavarapu <five231003@gmail.com> 16 - $ref: spi-controller.yaml# 20 const: marvell,armada-3700-spi 31 num-cs: [all …]
|
| H A D | spi-armada-3700.txt | 1 * Marvell Armada 3700 SPI Controller 5 - compatible: should be "marvell,armada-3700-spi" 6 - reg: physical base address of the controller and length of memory mapped 8 - interrupts: The interrupt number. The interrupt specifier format depends on 10 - clocks: Must contain the clock source, usually from the North Bridge clocks. 11 - num-cs: The number of chip selects that is supported by this SPI Controller 12 - #address-cells: should be 1. 13 - #size-cells: should be 0. 18 compatible = "marvell,armada-3700-spi"; 19 #address-cells = <1>; [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/arm/marvell/ |
| H A D | armada-37xx.txt | 2 ---------------- 8 - compatible : should contain "marvell,armada-3700-nb-pm", "syscon"; 9 - reg : the register start and length for the North Bridge 15 compatible = "marvell,armada-3700-nb-pm", "syscon"; 20 --- 25 - compatible : should contain "marvell,armada-3700-avs", "syscon"; 26 - reg : the register start and length for the AVS 30 compatible = "marvell,armada-3700-avs", "syscon";
|
| /freebsd/sys/contrib/device-tree/Bindings/phy/ |
| H A D | phy-mvebu-utmi.txt | 2 -------------------- 5 * Armada 3700 7 On Armada 3700, there are two USB controllers, one is compatible with the USB2 14 - compatible: Should be one of: 15 * "marvell,a3700-utmi-host-phy" for the PHY connected to 16 the USB2 host-only controller. 17 * "marvell,a3700-utmi-otg-phy" for the PHY connected to 19 - reg: PHY IP register range. 20 - marvell,usb-misc-reg: handle on the "USB miscellaneous registers" shared 23 - #phy-cells: Standard property (Documentation: phy-bindings.txt) Should be 0. [all …]
|
| H A D | marvell,comphy-cp110.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/phy/marvell,comphy-cp110.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Miquel Raynal <miquel.raynal@bootlin.com> 15 * Armada 7k/8k (on the CP110) 16 * Armada 3700 24 - marvell,comphy-cp110 25 - marvell,comphy-a3700 30 - description: Generic COMPHY registers [all …]
|
| H A D | phy-mvebu-comphy.txt | 2 -------------------- 5 * Armada 7k/8k (on the CP110) 6 * Armada 3700 12 - compatible: should be one of: 13 * "marvell,comphy-cp110" for Armada 7k/8k 14 * "marvell,comphy-a3700" for Armada 3700 15 - reg: should contain the COMPHY register(s) location(s) and length(s). 16 * 1 entry for Armada 7k/8k 17 * 4 entries for Armada 3700 along with the corresponding reg-names 23 - marvell,system-controller: should contain a phandle to the system [all …]
|
| H A D | marvell,armada-3700-utmi-phy.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 4 --- 5 $id: http://devicetree.org/schemas/phy/marvell,armada-3700-utmi-phy.yaml# 6 $schema: http://devicetree.org/meta-schemas/core.yaml# 8 title: Marvell Armada UTMI/UTMI+ PHY 11 - Miquel Raynal <miquel.raynal@bootlin.com> 14 On Armada 3700, there are two USB controllers, one is compatible with 22 - marvell,a3700-utmi-host-phy 23 - marvell,a3700-utmi-otg-phy 27 "#phy-cells": [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/mfd/ |
| H A D | syscon.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 12 represent as any specific type of device. The typical use-case is 13 for some other node's driver, or platform-specific code, to acquire 20 - Lee Jones <lee@kernel.org> 30 - airoha,en7581-pbus-csr 31 - al,alpine-sysfabric-service 32 - allwinner,sun8i-a83t-system-controller 33 - allwinner,sun8i-h3-system-controller [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/watchdog/ |
| H A D | armada-37xx-wdt.txt | 1 * Armada 37xx CPU Watchdog Timer Controller 4 - compatible : must be "marvell,armada-3700-wdt" 5 - reg : base physical address of the controller and length of memory mapped 7 - clocks : the clock feeding the watchdog timer. See clock-bindings.txt 8 - marvell,system-controller : reference to syscon node for the CPU Miscellaneous 13 cpu_misc: system-controller@d000 { 14 compatible = "marvell,armada-3700-cpu-misc", "syscon"; 19 compatible = "marvell,armada-3700-wdt"; 21 marvell,system-controller = <&cpu_misc>;
|
| /freebsd/sys/contrib/device-tree/Bindings/pci/ |
| H A D | marvell,armada-3700-pcie.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pci/marvell,armada-3700-pcie.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Marvell Armada 3700 (Aardvark) PCIe Controller 10 - Thomas Petazzoni <thomas.petazzoni@bootlin.com> 11 - Pali Rohár <pali@kernel.org> 14 - $ref: /schemas/pci/pci-host-bridge.yaml# 18 const: marvell,armada-3700-pcie 29 msi-controller: true [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/net/ |
| H A D | marvell-armada-370-neta.txt | 1 * Marvell Armada 370 / Armada XP / Armada 3700 Ethernet Controller (NETA) 4 - compatible: could be one of the following: 5 "marvell,armada-370-neta" 6 "marvell,armada-xp-neta" 7 "marvell,armada-3700-neta" 8 "marvell,armada-ac5-neta" 9 - reg: address and length of the register set for the device. 10 - interrupts: interrupt for the device 11 - phy: See ethernet.txt file in the same directory. 12 - phy-mode: See ethernet.txt file in the same directory [all …]
|
| H A D | marvell,armada-370-neta.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/net/marvell,armada-370-neta.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Marvell Armada 370/XP/3700/AC5 Ethernet Controller (NETA) 10 - Marcin Wojtas <marcin.s.wojtas@gmail.com> 13 - $ref: /schemas/net/ethernet-controller.yaml# 18 - marvell,armada-370-neta 19 - marvell,armada-xp-neta 20 - marvell,armada-3700-neta [all …]
|
| /freebsd/sys/arm64/conf/ |
| H A D | std.marvell | 9 device a37x0_gpio # Marvell Armada 37x0 GPIO controller 14 device a37x0_iic # Armada 37x0 I2C controller 23 # Real-time clock support 24 device mv_rtc # Marvell Real-time Clock 27 device safexcel # Inside Secure EIP-97 33 device a37x0_spi # Marvell Armada 37x0 SPI Controller 36 device uart_mvebu # Armada 3700 UART driver 37 device uart_ns8250 # ns8250-type UART driver 41 device neta # Marvell Armada 370/38x/XP/3700 NIC 58 device a37x0_xtal # Marvell xtal-clock [all …]
|
| /freebsd/sys/contrib/device-tree/Bindings/mailbox/ |
| H A D | marvell,armada-3700-rwtm-mailbox.txt | 1 * rWTM BIU Mailbox driver for Armada 37xx 4 - compatible: must be "marvell,armada-3700-rwtm-mailbox" 5 - reg: physical base address of the mailbox and length of memory mapped 7 - interrupts: the IRQ line for the mailbox 8 - #mbox-cells: must be 1 12 compatible = "marvell,armada-3700-rwtm-mailbox"; 15 #mbox-cells = <1>;
|