Home
last modified time | relevance | path

Searched full:a (Results 1 – 25 of 9875) sorted by relevance

12345678910>>...395

/linux/drivers/scsi/esas2r/
H A Desas2r_init.c15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Each Recipient is
38 * You should have received a copy of the GNU General Public License
46 static bool esas2r_initmem_alloc(struct esas2r_adapter *a, in esas2r_initmem_alloc() argument
53 mem_desc->esas2r_data = dma_alloc_coherent(&a->pcid->dev, in esas2r_initmem_alloc()
75 static void esas2r_initmem_free(struct esas2r_adapter *a, in esas2r_initmem_free() argument
92 dma_free_coherent(&a->pcid->dev, in esas2r_initmem_free()
103 static bool alloc_vda_req(struct esas2r_adapter *a, in alloc_vda_req() argument
116 if (!esas2r_initmem_alloc(a, memdesc, 256)) { in alloc_vda_req()
122 a->num_vrqs++; in alloc_vda_req()
[all …]
H A Desas2r_int.c16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Each Recipient is
39 * You should have received a copy of the GNU General Public License
48 static void esas2r_doorbell_interrupt(struct esas2r_adapter *a, u32 doorbell);
49 static void esas2r_get_outbound_responses(struct esas2r_adapter *a);
50 static void esas2r_process_bus_reset(struct esas2r_adapter *a);
56 void esas2r_polled_interrupt(struct esas2r_adapter *a) in esas2r_polled_interrupt() argument
61 esas2r_disable_chip_interrupts(a); in esas2r_polled_interrupt()
63 intstat = esas2r_read_register_dword(a, MU_INT_STATUS_OUT); in esas2r_polled_interrupt()
68 esas2r_write_register_dword(a, MU_OUT_LIST_INT_STAT, in esas2r_polled_interrupt()
[all …]
H A Desas2r_ioctl.c15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Each Recipient is
38 * You should have received a copy of the GNU General Public License
49 * Buffered ioctl handlers. A buffered ioctl is one which requires that we
50 * allocate a DMA-able memory area to communicate with the firmware. In
52 * we will allocate a global buffer the first time we need it and re-use
70 struct esas2r_adapter *a; member
84 static void complete_fm_api_req(struct esas2r_adapter *a, in complete_fm_api_req() argument
87 a->fm_api_command_done = 1; in complete_fm_api_req()
88 wake_up_interruptible(&a->fm_api_waiter); in complete_fm_api_req()
[all …]
H A Desas2r_disc.c16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Each Recipient is
39 * You should have received a copy of the GNU General Public License
48 static void esas2r_disc_abort(struct esas2r_adapter *a,
50 static bool esas2r_disc_continue(struct esas2r_adapter *a,
52 static void esas2r_disc_fix_curr_requests(struct esas2r_adapter *a);
54 static bool esas2r_disc_start_request(struct esas2r_adapter *a,
58 static bool esas2r_disc_block_dev_scan(struct esas2r_adapter *a,
60 static void esas2r_disc_block_dev_scan_cb(struct esas2r_adapter *a,
62 static bool esas2r_disc_dev_add(struct esas2r_adapter *a,
[all …]
/linux/tools/perf/pmu-events/arch/powerpc/power10/
H A Ddatasource.json15 …on": "The processor's L1 data cache was reloaded from a source beyond the local core's L2 due to a…
20 … "The processor's L1 data cache was reloaded from beyond the local core's L3 due to a demand miss."
30 …he processor's data cache was reloaded from local, remote, or distant memory due to a demand miss."
40 …ispatches for this thread that missed in the L2. Since the event happens in a 2:1 clock domain and…
45 …ispatches for this thread that missed in the L2. Since the event happens in a 2:1 clock domain and…
50 …re dispatches for this thread that were L2 hits. Since the event happens in a 2:1 clock domain and…
55 …ispatches for this thread that missed in the L2. Since the event happens in a 2:1 clock domain and…
60 …n": "The processor's instruction cache was reloaded from the local core's L2 due to a demand miss."
65 …ption": "The processor's L1 data cache was reloaded from the local core's L2 due to a demand miss."
70 … processor's instruction cache was reloaded from the local core's L2 due to a demand miss or prefe…
[all …]
/linux/drivers/net/ethernet/marvell/octeontx2/nic/
H A Dotx2_reg.h16 #define RVU_PF_VFX_PFVF_MBOXX(a, b) (0x0 | (a) << 12 | (b) << 3) argument
18 #define RVU_PF_BLOCK_ADDRX_DISC(a) (0x200 | (a) << 3) argument
19 #define RVU_PF_VFME_STATUSX(a) (0x800 | (a) << 3) argument
20 #define RVU_PF_VFTRPENDX(a) (0x820 | (a) << 3) argument
21 #define RVU_PF_VFTRPEND_W1SX(a) (0x840 | (a) << 3) argument
22 #define RVU_PF_VFPF_MBOX_INTX(a) (0x880 | (a) << 3) argument
23 #define RVU_PF_VFPF_MBOX_INT_W1SX(a) (0x8A0 | (a) << 3) argument
24 #define RVU_PF_VFPF_MBOX_INT_ENA_W1SX(a) (0x8C0 | (a) << 3) argument
25 #define RVU_PF_VFPF_MBOX_INT_ENA_W1CX(a) (0x8E0 | (a) << 3) argument
26 #define RVU_PF_VFFLR_INTX(a) (0x900 | (a) << 3) argument
[all …]
/linux/drivers/crypto/cavium/cpt/
H A Dcpt_common.h39 #define CPTX_PF_CONSTANTS(a) (0x0ll + ((u64)(a) << 36)) argument
40 #define CPTX_PF_RESET(a) (0x100ll + ((u64)(a) << 36)) argument
41 #define CPTX_PF_DIAG(a) (0x120ll + ((u64)(a) << 36)) argument
42 #define CPTX_PF_BIST_STATUS(a) (0x160ll + ((u64)(a) << 36)) argument
43 #define CPTX_PF_ECC0_CTL(a) (0x200ll + ((u64)(a) << 36)) argument
44 #define CPTX_PF_ECC0_FLIP(a) (0x210ll + ((u64)(a) << 36)) argument
45 #define CPTX_PF_ECC0_INT(a) (0x220ll + ((u64)(a) << 36)) argument
46 #define CPTX_PF_ECC0_INT_W1S(a) (0x230ll + ((u64)(a) << 36)) argument
47 #define CPTX_PF_ECC0_ENA_W1S(a) (0x240ll + ((u64)(a) << 36)) argument
48 #define CPTX_PF_ECC0_ENA_W1C(a) (0x250ll + ((u64)(a) << 36)) argument
[all …]
/linux/arch/powerpc/include/asm/
H A Dppc-opcode.h322 #define ___PPC_RA(a) (((a) & 0x1f) << 16) argument
330 #define __PPC_RA(a) ___PPC_RA(__REG_##a) argument
331 #define __PPC_RA0(a) ___PPC_RA(__REGA0_##a) argument
335 #define __PPC_XA(a) ((((a) & 0x1f) << 16) | (((a) & 0x20) >> 3)) argument
375 #define PPC_RAW_COPY(a, b) (PPC_INST_COPY | ___PPC_RA(a) | ___PPC_RB(b)) argument
377 #define PPC_RAW_DCBAL(a, b) (0x7c2005ec | __PPC_RA(a) | __PPC_RB(b)) argument
378 #define PPC_RAW_DCBZL(a, b) (0x7c2007ec | __PPC_RA(a) | __PPC_RB(b)) argument
379 #define PPC_RAW_LQARX(t, a, b, eh) (0x7c000228 | ___PPC_RT(t) | ___PPC_RA(a) | ___PPC_RB(b) | __PPC… argument
380 #define PPC_RAW_LDARX(t, a, b, eh) (0x7c0000a8 | ___PPC_RT(t) | ___PPC_RA(a) | ___PPC_RB(b) | __PPC… argument
381 #define PPC_RAW_LWARX(t, a, b, eh) (0x7c000028 | ___PPC_RT(t) | ___PPC_RA(a) | ___PPC_RB(b) | __PPC… argument
[all …]
/linux/include/linux/
H A Dtnum.h3 * A tnum tracks knowledge about the bits of a value. Each bit can be either
20 /* Represent a known constant as a tnum. */
22 /* A completely unknown value */
24 /* An unknown value that is a superset of @min <= value <= @max.
33 /* Shift a tnum left (by a fixed shift) */
34 struct tnum tnum_lshift(struct tnum a, u8 shift);
35 /* Shift (rsh) a tnum right (by a fixed shift) */
36 struct tnum tnum_rshift(struct tnum a, u8 shift);
37 /* Shift (arsh) a tnum right (by a fixed min_shift) */
38 struct tnum tnum_arshift(struct tnum a, u8 min_shift, u8 insn_bitness);
[all …]
/linux/Documentation/i2c/
H A Dsmbus-protocol.rst5 The following is a summary of the SMBus protocol. It applies to
11 which is a subset from the I2C protocol. Fortunately, many devices use
14 If you write a driver for some I2C device, please try to use the SMBus
21 Below is a list of SMBus protocol operations, and the functions executing
23 don't match these function names. For some of the operations which pass a
25 a different protocol operation entirely.
27 Each transaction type corresponds to a functionality flag. Before calling a
28 transaction function, a device driver should always check (just once) for
43 A, NA (1 bit) Acknowledge (ACK) and Not Acknowledge (NACK) bit
45 get a 10 bit I2C address.
[all …]
/linux/drivers/net/ethernet/marvell/octeontx2/af/
H A Dmcs_reg.h14 #define MCSX_MCS_TOP_SLAVE_PORT_RESET(a) ({ \ argument
20 offset += (a) * 0x8ull; \
24 #define MCSX_MCS_TOP_SLAVE_CHANNEL_CFG(a) ({ \ argument
30 offset += (a) * 0x8ull; \
41 #define MCSX_MIL_RX_LMACX_CFG(a) ({ \ argument
47 offset += (a) * 0x800ull; \
58 #define MCSX_LINK_LMACX_CFG(a) ({ \ argument
64 offset += (a) * 0x800ull; \
84 #define MCSX_PAB_RX_SLAVE_PORT_CFGX(a) ({ \ argument
90 offset += (a) * 0x40ull; \
[all …]
/linux/sound/pci/au88x0/
H A Dau88x0_a3d.c21 a3dsrc_SetTimeConsts(a3dsrc_t * a, short HrtfTrack, short ItdTrack, in a3dsrc_SetTimeConsts() argument
24 vortex_t *vortex = (vortex_t *) (a->vortex); in a3dsrc_SetTimeConsts()
26 a3d_addrA(a->slice, a->source, A3D_A_HrtfTrackTC), HrtfTrack); in a3dsrc_SetTimeConsts()
28 a3d_addrA(a->slice, a->source, A3D_A_ITDTrackTC), ItdTrack); in a3dsrc_SetTimeConsts()
30 a3d_addrA(a->slice, a->source, A3D_A_GainTrackTC), GTrack); in a3dsrc_SetTimeConsts()
32 a3d_addrA(a->slice, a->source, A3D_A_CoeffTrackTC), CTrack); in a3dsrc_SetTimeConsts()
37 a3dsrc_GetTimeConsts(a3dsrc_t * a, short *HrtfTrack, short *ItdTrack,
47 a3dsrc_SetAtmosTarget(a3dsrc_t * a, short aa, short b, short c, short d, in a3dsrc_SetAtmosTarget() argument
50 vortex_t *vortex = (vortex_t *) (a->vortex); in a3dsrc_SetAtmosTarget()
52 a3d_addrB(a->slice, a->source, A3D_B_A21Target), in a3dsrc_SetAtmosTarget()
[all …]
/linux/net/ceph/crush/
H A Dhash.c11 * a, b = random bits, c = input and output
13 #define crush_hashmix(a, b, c) do { \ argument
14 a = a-b; a = a-c; a = a^(c>>13); \
15 b = b-c; b = b-a; b = b^(a<<8); \
16 c = c-a; c = c-b; c = c^(b>>13); \
17 a = a-b; a = a-c; a = a^(c>>12); \
18 b = b-c; b = b-a; b = b^(a<<16); \
19 c = c-a; c = c-b; c = c^(b>>5); \
20 a = a-b; a = a-c; a = a^(c>>3); \
21 b = b-c; b = b-a; b = b^(a<<10); \
[all …]
/linux/kernel/bpf/
H A Dtnum.c4 * A tnum tracks knowledge about the bits of a value. Each bit can be either
14 /* A completely unknown value */
38 struct tnum tnum_lshift(struct tnum a, u8 shift) in tnum_lshift() argument
40 return TNUM(a.value << shift, a.mask << shift); in tnum_lshift()
43 struct tnum tnum_rshift(struct tnum a, u8 shift) in tnum_rshift() argument
45 return TNUM(a.value >> shift, a.mask >> shift); in tnum_rshift()
48 struct tnum tnum_arshift(struct tnum a, u8 min_shift, u8 insn_bitness) in tnum_arshift() argument
50 /* if a.value is negative, arithmetic shifting by minimum shift in tnum_arshift()
52 * If a.value is nonnegative, arithmetic shifting by minimum shift in tnum_arshift()
56 return TNUM((u32)(((s32)a.value) >> min_shift), in tnum_arshift()
[all …]
/linux/tools/perf/pmu-events/
H A Dmetric_test.py14 a = Event('a')
16 self.assertEqual((a | b).ToPerfJson(), 'a | b')
17 self.assertEqual((a ^ b).ToPerfJson(), 'a ^ b')
18 self.assertEqual((a & b).ToPerfJson(), 'a & b')
19 self.assertEqual((a < b).ToPerfJson(), 'a < b')
20 self.assertEqual((a > b).ToPerfJson(), 'a > b')
21 self.assertEqual((a + b).ToPerfJson(), 'a + b')
22 self.assertEqual((a - b).ToPerfJson(), 'a - b')
23 self.assertEqual((a * b).ToPerfJson(), 'a * b')
24 self.assertEqual((a / b).ToPerfJson(), 'a / b')
[all …]
/linux/lib/crypto/mpi/
H A Dmpiutil.c13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * You should have received a copy of the GNU General Public License
26 * Note: It was a bad idea to use the number of limbs to allocate
27 * because on a alpha the limbs are large but we normally need
30 * But mpi_alloc is used in a lot of places :-)
34 MPI a; in mpi_alloc() local
36 a = kmalloc_obj(*a); in mpi_alloc()
37 if (!a) in mpi_alloc()
38 return a; in mpi_alloc()
41 a->d = mpi_alloc_limb_space(nlimbs); in mpi_alloc()
[all …]
/linux/drivers/net/wireless/intel/iwlwifi/
H A Diwl-debug.h43 #define __IWL_ERR_DEV(d, mode, f, a...) \ argument
46 __iwl_err((d), mode, f, ## a); \
48 #define IWL_ERR_DEV(d, f, a...) \ argument
49 __IWL_ERR_DEV(d, IWL_ERR_MODE_REGULAR, f, ## a)
50 #define IWL_ERR(m, f, a...) \ argument
51 IWL_ERR_DEV((m)->dev, f, ## a)
52 #define IWL_ERR_LIMIT(m, f, a...) \ argument
53 __IWL_ERR_DEV((m)->dev, IWL_ERR_MODE_RATELIMIT, f, ## a)
54 #define IWL_WARN(m, f, a...) \ argument
57 __iwl_warn((m)->dev, f, ## a); \
[all …]
/linux/drivers/iommu/generic_pt/
H A Dpt_log2.h13 /* Compute a */
17 /* Compute a - 1 (aka all low bits set) */
20 /* Compute a / b */
21 #define log2_div_t(type, a, b_lg2) ((type)(((type)a) >> (b_lg2))) argument
26 * a / c == b / c
29 #define log2_div_eq_t(type, a, b, c_lg2) \ argument
30 (log2_div_t(type, (a) ^ (b), c_lg2) == 0)
33 /* Compute a % b */
34 #define log2_mod_t(type, a, b_lg2) \ argument
35 ((type)(((type)a) & log2_to_max_int_t(type, b_lg2)))
[all …]
/linux/Documentation/maintainer/
H A Drebasing-and-merging.rst7 Maintaining a subsystem, as a general rule, requires a familiarity with the
8 Git source-code management system. Git is a powerful tool with a lot of
19 maintainers result from a desire to avoid merges, while others come from
20 merging a little too often.
25 "Rebasing" is the process of changing the history of a series of commits
26 within a repository. There are two different types of operations that are
30 - Changing the parent (starting) commit upon which a series of patches is
31 built. For example, a rebase operation could take a patch set built on
36 - Changing the history of a set of patches by fixing (or deleting) broken
42 Used properly, rebasing can yield a cleaner and clearer development
[all …]
/linux/tools/testing/selftests/net/
H A Dfcnal-test.sh16 # ns-A | ns-B
23 # ns-A:
35 # ns-A to ns-C connection - only for VRF and same config
36 # as ns-A to ns-B
38 # server / client nomenclature relative to ns-A
215 if [ "$VERBOSE" = "1" -a -n "$out" ]; then
253 read a
275 read a
297 read a
303 # set sysctl values in NS-A
[all …]
/linux/tools/perf/pmu-events/arch/powerpc/power8/
H A Dmarked.json5 …"BriefDescription": "Marked branch instruction completed with a target address less than current i…
35 …ified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip d…
41 …ified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip d…
47 …hared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip d…
53 …hared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip d…
59 …r's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to a…
65 …uration in cycles to reload from another chip's L4 on a different Node or Group (Distant) due to a…
71 … was reloaded from another chip's memory on the same Node or Group (Distant) due to a marked load",
77 …les to reload from another chip's memory on the same Node or Group (Distant) due to a marked load",
83 …"BriefDescription": "The processor's data cache was reloaded from local core's L2 due to a marked …
[all …]
/linux/rust/kernel/alloc/
H A Dkbox.rs48 /// The kernel's [`Box`] type -- a heap allocation for a single value of type `T`.
51 /// for example no `noalias` attribute is emitted and partially moving out of a `Box` is not
59 /// When dropping a [`Box`], the value is also dropped and the heap memory is automatically freed.
100 /// `self.0` is always properly aligned and either points to memory allocated with `A` or, for
101 /// zero-sized types, is a dangling, well aligned pointer.
104 pub struct Box<#[pointee] T: ?Sized, A: Allocator>(NonNull<T>, PhantomData<A>);
106 /// Type alias for [`Box`] with a [`Kmalloc`] allocator.
118 /// Type alias for [`Box`] with a [`Vmallo
230 assume_init(self) -> Box<T, A> assume_init() argument
240 write(mut self, value: T) -> Box<T, A> write() argument
275 new_uninit(flags: Flags) -> Result<Box<MaybeUninit<T>, A>, AllocError> new_uninit() argument
287 pin(x: T, flags: Flags) -> Result<Pin<Box<T, A>>, AllocError> where A: 'static, pin() argument
340 pin_slice<Func, Item, E>( mut init: Func, len: usize, flags: Flags, ) -> Result<Pin<Box<[T], A>>, E> where Func: FnMut(usize) -> Item, Item: PinInit<T, E>, E: From<AllocError>, pin_slice() argument
378 forget_contents(this: Self) -> Box<MaybeUninit<T>, A> forget_contents() argument
398 drop_contents(this: Self) -> Box<MaybeUninit<T>, A> drop_contents() argument
[all...]
/linux/arch/alpha/include/asm/
H A Dio_trivial.h10 IO_CONCAT(__IO_PREFIX,ioread8)(const void __iomem *a) in IO_CONCAT()
12 return __kernel_ldbu(*(const volatile u8 __force *)a); in IO_CONCAT()
16 IO_CONCAT(__IO_PREFIX,ioread16)(const void __iomem *a) in IO_CONCAT()
18 return __kernel_ldwu(*(const volatile u16 __force *)a); in IO_CONCAT()
22 IO_CONCAT(__IO_PREFIX,iowrite8)(u8 b, void __iomem *a) in IO_CONCAT()
24 __kernel_stb(b, *(volatile u8 __force *)a); in IO_CONCAT()
28 IO_CONCAT(__IO_PREFIX,iowrite16)(u16 b, void __iomem *a) in IO_CONCAT()
30 __kernel_stw(b, *(volatile u16 __force *)a); in IO_CONCAT()
36 IO_CONCAT(__IO_PREFIX,ioread32)(const void __iomem *a) in IO_CONCAT()
38 return *(const volatile u32 __force *)a; in IO_CONCAT()
[all …]
/linux/include/drm/
H A Ddrm_fixed.h4 * Permission is hereby granted, free of charge, to any person obtaining a
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
37 #define dfixed_const(A) (u32)(((A) << 12))/* + ((B + 0.000122)*4096)) */ argument
38 #define dfixed_const_half(A) (u32)(((A) << 12) + 2048) argument
39 #define dfixed_const_666(A) (u32)(((A) << 12) + 2731) argument
40 #define dfixed_const_8(A) (u32)(((A) << 12) + 3277) argument
41 #define dfixed_mul(A, B) ((u64)((u64)(A).full * (B).full + 2048) >> 12) argument
42 #define dfixed_init(A) { .full = dfixed_const((A)) } argument
43 #define dfixed_init_half(A) { .full = dfixed_const_half((A)) } argument
44 #define dfixed_trunc(A) ((A).full >> 12) argument
[all …]
/linux/Documentation/filesystems/nfs/
H A Drpc-cache.rst5 This document gives a brief introduction to the caching
13 a wide variety of values to be caches.
15 There are a number of caches that are similar in structure though
16 quite possibly very different in content and use. There is a corpus
42 Creating a Cache
45 - A cache needs a datum to store. This is in the form of a
46 structure definition that must contain a struct cache_head
48 It will also contain a key and some content.
51 - A cache needs a "cache_detail" structure that
60 a pointer to the cache_detail embedded within the
[all …]

12345678910>>...395