Home
last modified time | relevance | path

Searched +full:92 +full:mhz (Results 1 – 25 of 79) sorted by relevance

1234

/linux/drivers/clk/tegra/
H A Dclk-tegra124.c173 { 12000000, 1000000000, 83, 1, 1, 0 }, /* actual: 996.0 MHz */
174 { 13000000, 1000000000, 76, 1, 1, 0 }, /* actual: 988.0 MHz */
175 { 16800000, 1000000000, 59, 1, 1, 0 }, /* actual: 991.2 MHz */
176 { 19200000, 1000000000, 52, 1, 1, 0 }, /* actual: 998.4 MHz */
177 { 26000000, 1000000000, 76, 2, 1, 0 }, /* actual: 988.0 MHz */
185 .cf_max = 19200000, /* s/w policy, h/w capability 50 MHz */
208 { 13000000, 600000000, 92, 1, 2, 0 }, /* actual: 598.0 MHz */
209 { 16800000, 600000000, 71, 1, 2, 0 }, /* actual: 596.4 MHz */
210 { 19200000, 600000000, 62, 1, 2, 0 }, /* actual: 595.2 MHz */
211 { 26000000, 600000000, 92, 2, 2, 0 }, /* actual: 598.0 MHz */
[all …]
H A Dclk-tegra114.c171 { 13000000, 600000000, 92, 1, 2, 0 }, /* actual: 598.0 MHz */
172 { 16800000, 600000000, 71, 1, 2, 0 }, /* actual: 596.4 MHz */
173 { 19200000, 600000000, 62, 1, 2, 0 }, /* actual: 595.2 MHz */
174 { 26000000, 600000000, 92, 2, 2, 0 }, /* actual: 598.0 MHz */
182 .cf_max = 19200000, /* s/w policy, h/w capability 50 MHz */
222 { 13000000, 600000000, 92, 1, 2, 0 }, /* actual: 598.0 MHz */
223 { 16800000, 600000000, 71, 1, 2, 0 }, /* actual: 596.4 MHz */
224 { 19200000, 600000000, 62, 1, 2, 0 }, /* actual: 595.2 MHz */
225 { 26000000, 600000000, 92, 2, 2, 0 }, /* actual: 598.0 MHz */
292 { 12000000, 800000000, 66, 1, 1, 0 }, /* actual: 792.0 MHz */
[all …]
/linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/
H A Dphy_shim.h80 /* Index for first 20MHz OFDM SISO rate */
82 /* Index for first 20MHz OFDM CDD rate */
84 /* Index for first 40MHz OFDM SISO rate */
86 /* Index for first 40MHz OFDM CDD rate */
89 /* Index for first 20MHz MCS SISO rate */
91 /* Index for first 20MHz MCS CDD rate */
93 /* Index for first 20MHz MCS STBC rate */
95 /* Index for first 20MHz MCS SDM rate */
97 /* Index for first 40MHz MCS SISO rate */
99 /* Index for first 40MHz MCS CDD rate */
[all …]
/linux/Documentation/devicetree/bindings/mmc/
H A Dsdhci-st.txt41 - max-frequency: Can be 200MHz, 100MHz or 50MHz (default) and used for
97 interrupts = <GIC_SPI 92 IRQ_TYPE_NONE>;
/linux/drivers/net/wireless/mediatek/mt7601u/
H A Dinitvals_phy.h29 RF_REG_PAIR(0, 13, 0x00), /* 40mhz xtal */
30 /* RF_REG_PAIR(0, 13, 0x13), */ /* 20mhz xtal */
202 { 92, 0x02 },
225 { 92, 0x02 },
235 { 92, 0x03 },
243 { 92, 0x02 },
/linux/Documentation/devicetree/bindings/gpu/
H A Darm,mali-valhall-csf.yaml73 power coefficient in units of uW/MHz/V^2. The
84 where voltage is in V, frequency is in MHz.
122 interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH 0>,
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7d-flex-concentrator.dts128 * ST chip maximum SPI clock frequency is 33 MHz.
131 * TPM shall support a SPI clock frequency range of 10-24 MHz.
208 MX7D_PAD_SD2_CLK__GPIO5_IO12 0x3c /* X1-92 */
261 MX7D_PAD_LCD_DATA09__GPIO3_IO14 0x74 /* X2-92 */
H A Dimx6ul-isiot.dtsi33 90 91 92 93 94 95 96 97 98 99
349 pinctrl_usdhc1_100mhz: usdhc1-100mhz-grp {
360 pinctrl_usdhc1_200mhz: usdhc1-200mhz-grp {
H A Dimx6ul-geam.dts34 90 91 92 93 94 95 96 97 98 99
413 pinctrl_usdhc1_100mhz: usdhc1-100mhz-grp {
424 pinctrl_usdhc1_200mhz: usdhc1-200mhz-grp {
/linux/drivers/gpu/drm/tests/
H A Ddrm_kunit_edid.h41 * DTD 1: 1920x1080 60.000000 Hz 16:9 67.500 kHz 148.500000 MHz (1600 mm x 900 mm)
46 * Monitor ranges (GTF): 50-70 Hz V, 30-70 kHz H, max dotclock 150 MHz
73 * This edid is intentionally broken with the 100MHz limit. It's meant
85 * 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 92
117 * DMT 0x04: 640x480 59.940476 Hz 4:3 31.469 kHz 25.175000 MHz
120 * DTD 1: 1920x1080 60.000000 Hz 16:9 67.500 kHz 148.500000 MHz (1600 mm x 900 mm)
125 * Monitor ranges (GTF): 50-70 Hz V, 30-70 kHz H, max dotclock 150 MHz
139 * VIC 16: 1920x1080 60.000000 Hz 16:9 67.500 kHz 148.500000 MHz
148 * Maximum TMDS clock: 100 MHz
198 * 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 92
[all …]
/linux/drivers/staging/rtl8723bs/include/
H A Dhal_data.h181 u8 nCur80MhzPrimeSC; /* used for primary 40MHz of 80MHz mode */
245 u8 TxPwrLevelHT40_1S[RF_PATH_MAX_92C_88E][CHANNEL_MAX_NUMBER]; /* For HT 40MHZ pwr */
246 u8 TxPwrLevelHT40_2S[RF_PATH_MAX_92C_88E][CHANNEL_MAX_NUMBER]; /* For HT 40MHZ pwr */
366 enum rt_ampdu_burst AMPDUBurstMode; /* 92C maybe not use, but for compile successfully */
/linux/drivers/media/pci/cobalt/
H A Dcobalt-cpld.c171 { 368, 4, 92 }, { 370, 5, 74 }, { 372, 6, 62 },
180 { 456, 4, 114 }, { 460, 5, 92 }, { 462, 11, 42 },
190 { 552, 6, 92 }, { 558, 9, 62 }, { 560, 5, 112 },
197 { 638, 11, 58 }, { 640, 5, 128 }, { 644, 7, 92 },
209 { 828, 9, 92 }, { 836, 11, 76 }, { 840, 7, 120 },
216 { 1008, 9, 112 }, { 1012, 11, 92 }, { 1026, 9, 114 },
274 then a strange frequency is set (156.412034 MHz, or register values in cobalt_cpld_set_freq()
/linux/arch/m68k/include/uapi/asm/
H A Dbootinfo-mac.h103 #define MAC_MODEL_P575 92 /* aka: LC575, P577/P578 */
105 #define MAC_MODEL_Q605_ACC 95 /* Q605 accelerated to 33 MHz */
/linux/arch/arm/boot/dts/st/
H A Dstih410-clock.dtsi8 * Fixed 30MHz oscillator inputs to SoC
33 clockgen-a9@92b0000 {
H A Dstih418-clock.dtsi8 * Fixed 30MHz oscillator inputs to SoC
33 clockgen-a9@92b0000 {
H A Dste-nomadik-nhk15.dts229 /* 320 ns min period ~= 3 MHz */
259 90 91 92 93 94 95 96 97 98 99
/linux/drivers/video/fbdev/omap2/omapfb/displays/
H A Dpanel-nec-nl8048hl11.c36 * MIN:21.8MHz TYP:23.8MHz MAX:25.7MHz
53 { 89, 0x88 }, { 90, 0x01 }, { 91, 0x00 }, { 92, 0x02 }, { 93, 0x0C },
/linux/arch/arm/boot/dts/arm/
H A Dvexpress-v2p-ca15_a7.dts44 capacity-dmips-mhz = <1024>;
54 capacity-dmips-mhz = <1024>;
64 capacity-dmips-mhz = <516>;
74 capacity-dmips-mhz = <516>;
84 capacity-dmips-mhz = <516>;
203 interrupts = <0 92 4>,
245 /* Reference 24MHz clock */
/linux/drivers/scsi/
H A Ddc395x.h31 #define DC395x_SEL_TIMEOUT 153 /* 250 ms selection timeout (@ 40 MHz) */
343 /* 000 100ns, 10.0 MHz */
344 /* 001 150ns, 6.6 MHz */
345 /* 010 200ns, 5.0 MHz */
346 /* 011 250ns, 4.0 MHz */
347 /* 100 300ns, 3.3 MHz */
348 /* 101 350ns, 2.8 MHz */
349 /* 110 400ns, 2.5 MHz */
350 /* 111 450ns, 2.2 MHz */
355 /* 000 50ns, 20.0 MHz */
[all …]
/linux/drivers/media/dvb-frontends/
H A Ddib3000mb_priv.h134 { 126 , 48873 }, /* 6 MHz */
135 { 147 , 57019 }, /* 7 MHz */
136 { 168 , 65164 }, /* 8 MHz */
259 #define DIB3000MB_REG_UNK_92 ( 92)
H A Dves1820.c202 static const u8 reg0x01[] = { 140, 140, 106, 100, 92 }; in ves1820_set_parameters()
403 .frequency_min_hz = 47 * MHz,
404 .frequency_max_hz = 862 * MHz,
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
H A Dfw.h58 /* 0x81: PCI-AP, 01:PCIe, 02: 92S-U,
104 /* 40MHz BW enable */
/linux/drivers/net/wireless/intel/iwlegacy/
H A D4965.h272 * 40 MHz wide (.11n HT40) channels are listed separately from 20 MHz
334 * Saturation and Backoff values apply equally to 20 Mhz (legacy) channel
335 * widths and 40 Mhz (.11n HT40) channel widths; there is no separate
353 * on frequency (5 MHz between each channel number), this is equivalent
621 * 74 92 0
639 * 92 74 0
753 * 92 110 0x00
/linux/drivers/net/wireless/ath/wcn36xx/
H A Dhal.h213 WCN36XX_HAL_GET_RSSI_REQ = 92,
408 /* 20MHz IF bandwidth centered on IF carrier */
411 /* 40MHz IF bandwidth with lower 20MHz supporting the primary channel */
414 /* 40MHz IF bandwidth centered on IF carrier */
417 /* 40MHz IF bandwidth with higher 20MHz supporting the primary ch */
420 /* 20/40MHZ offset LOW 40/80MHZ offset CENTERED */
423 /* 20/40MHZ offset CENTERED 40/80MHZ offset CENTERED */
426 /* 20/40MHZ offset HIGH 40/80MHZ offset CENTERED */
429 /* 20/40MHZ offset LOW 40/80MHZ offset LOW */
432 /* 20/40MHZ offset HIGH 40/80MHZ offset LOW */
[all …]
/linux/sound/synth/emux/
H A Dsoundfont.c816 * mHz to abscent
817 * conversion: abscent = log2(MHz / 8176) * 1200
820 freq_to_note(int mhz)
822 return snd_sf_linear_to_log(mhz, OFFSET_ABSCENT, ABSCENT_RATIO);
882 /* delay time = 0x8000 - msec/92 */
886 int val = (0x7f * 92 - msec) / 92; in calc_gus_envelope_time()
862 freq_to_note(int mhz) freq_to_note() argument

1234