Home
last modified time | relevance | path

Searched +full:92 +full:mhz (Results 1 – 25 of 106) sorted by relevance

12345

/linux/drivers/clk/tegra/
H A Dclk-tegra124.c173 { 12000000, 1000000000, 83, 1, 1, 0 }, /* actual: 996.0 MHz */
174 { 13000000, 1000000000, 76, 1, 1, 0 }, /* actual: 988.0 MHz */
175 { 16800000, 1000000000, 59, 1, 1, 0 }, /* actual: 991.2 MHz */
176 { 19200000, 1000000000, 52, 1, 1, 0 }, /* actual: 998.4 MHz */
177 { 26000000, 1000000000, 76, 2, 1, 0 }, /* actual: 988.0 MHz */
185 .cf_max = 19200000, /* s/w policy, h/w capability 50 MHz */
208 { 13000000, 600000000, 92, 1, 2, 0 }, /* actual: 598.0 MHz */
209 { 16800000, 600000000, 71, 1, 2, 0 }, /* actual: 596.4 MHz */
210 { 19200000, 600000000, 62, 1, 2, 0 }, /* actual: 595.2 MHz */
211 { 26000000, 600000000, 92, 2, 2, 0 }, /* actual: 598.0 MHz */
[all …]
H A Dclk-tegra114.c170 { 13000000, 600000000, 92, 1, 2, 0 }, /* actual: 598.0 MHz */
171 { 16800000, 600000000, 71, 1, 2, 0 }, /* actual: 596.4 MHz */
172 { 19200000, 600000000, 62, 1, 2, 0 }, /* actual: 595.2 MHz */
173 { 26000000, 600000000, 92, 2, 2, 0 }, /* actual: 598.0 MHz */
181 .cf_max = 19200000, /* s/w policy, h/w capability 50 MHz */
221 { 13000000, 600000000, 92, 1, 2, 0 }, /* actual: 598.0 MHz */
222 { 16800000, 600000000, 71, 1, 2, 0 }, /* actual: 596.4 MHz */
223 { 19200000, 600000000, 62, 1, 2, 0 }, /* actual: 595.2 MHz */
224 { 26000000, 600000000, 92, 2, 2, 0 }, /* actual: 598.0 MHz */
291 { 12000000, 800000000, 66, 1, 1, 0 }, /* actual: 792.0 MHz */
[all …]
/linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/
H A Dphy_shim.h80 /* Index for first 20MHz OFDM SISO rate */
82 /* Index for first 20MHz OFDM CDD rate */
84 /* Index for first 40MHz OFDM SISO rate */
86 /* Index for first 40MHz OFDM CDD rate */
89 /* Index for first 20MHz MCS SISO rate */
91 /* Index for first 20MHz MCS CDD rate */
93 /* Index for first 20MHz MCS STBC rate */
95 /* Index for first 20MHz MCS SDM rate */
97 /* Index for first 40MHz MCS SISO rate */
99 /* Index for first 40MHz MCS CDD rate */
[all …]
/linux/drivers/net/wireless/intel/iwlwifi/cfg/
H A D9000.c97 .d3_debug_data_length = 92 * 1024, \
163 const char iwl9162_160_name[] = "Intel(R) Wireless-AC 9162 160MHz";
164 const char iwl9260_160_name[] = "Intel(R) Wireless-AC 9260 160MHz";
165 const char iwl9270_160_name[] = "Intel(R) Wireless-AC 9270 160MHz";
166 const char iwl9461_160_name[] = "Intel(R) Wireless-AC 9461 160MHz";
167 const char iwl9462_160_name[] = "Intel(R) Wireless-AC 9462 160MHz";
168 const char iwl9560_160_name[] = "Intel(R) Wireless-AC 9560 160MHz";
171 "Killer (R) Wireless-AC 1550 Wireless Network Adapter (9260NGW) 160MHz";
175 "Killer(R) Wireless-AC 1550i Wireless Network Adapter (9560NGW) 160MHz";
179 "Killer(R) Wireless-AC 1550s Wireless Network Adapter (9560D2W) 160MHz";
H A Dbz.c16 #define IWL_BZ_UCODE_API_MIN 92
163 const char iwl_fm_name[] = "Intel(R) Wi-Fi 7 BE201 320MHz";
164 const char iwl_wh_name[] = "Intel(R) Wi-Fi 7 BE211 320MHz";
165 const char iwl_gl_name[] = "Intel(R) Wi-Fi 7 BE200 320MHz";
166 const char iwl_mtp_name[] = "Intel(R) Wi-Fi 7 BE202 160MHz";
/linux/Documentation/devicetree/bindings/mmc/
H A Dsdhci-st.txt41 - max-frequency: Can be 200MHz, 100MHz or 50MHz (default) and used for
97 interrupts = <GIC_SPI 92 IRQ_TYPE_NONE>;
/linux/drivers/net/wireless/mediatek/mt7601u/
H A Dinitvals_phy.h29 RF_REG_PAIR(0, 13, 0x00), /* 40mhz xtal */
30 /* RF_REG_PAIR(0, 13, 0x13), */ /* 20mhz xtal */
202 { 92, 0x02 },
225 { 92, 0x02 },
235 { 92, 0x03 },
243 { 92, 0x02 },
/linux/Documentation/devicetree/bindings/gpu/
H A Darm,mali-valhall-csf.yaml73 power coefficient in units of uW/MHz/V^2. The
84 where voltage is in V, frequency is in MHz.
122 interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH 0>,
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx7d-flex-concentrator.dts128 * ST chip maximum SPI clock frequency is 33 MHz.
131 * TPM shall support a SPI clock frequency range of 10-24 MHz.
208 MX7D_PAD_SD2_CLK__GPIO5_IO12 0x3c /* X1-92 */
261 MX7D_PAD_LCD_DATA09__GPIO3_IO14 0x74 /* X2-92 */
H A Dimx6ul-isiot.dtsi33 90 91 92 93 94 95 96 97 98 99
349 pinctrl_usdhc1_100mhz: usdhc1-100mhz-grp {
360 pinctrl_usdhc1_200mhz: usdhc1-200mhz-grp {
H A Dimx6ul-geam.dts34 90 91 92 93 94 95 96 97 98 99
413 pinctrl_usdhc1_100mhz: usdhc1-100mhz-grp {
424 pinctrl_usdhc1_200mhz: usdhc1-200mhz-grp {
H A Dimx6qdl-gw5903.dtsi70 90 91 92 93 94 95 96 97 98 99
683 pinctrl_usdhc1_200mhz: usdhc1-200mhz-grp {
713 pinctrl_usdhc2_100mhz: usdhc2-100mhz-grp {
726 pinctrl_usdhc2_200mhz: usdhc2-200mhz-grp {
755 pinctrl_usdhc3_100mhz: usdhc3-100mhz-grp {
771 pinctrl_usdhc3_200mhz: usdhc3-200mhz-grp {
/linux/drivers/gpu/drm/tests/
H A Ddrm_kunit_edid.h41 * DTD 1: 1920x1080 60.000000 Hz 16:9 67.500 kHz 148.500000 MHz (1600 mm x 900 mm)
46 * Monitor ranges (GTF): 50-70 Hz V, 30-70 kHz H, max dotclock 150 MHz
74 * 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 92
106 * DMT 0x04: 640x480 59.940476 Hz 4:3 31.469 kHz 25.175000 MHz
109 * DTD 1: 1920x1080 60.000000 Hz 16:9 67.500 kHz 148.500000 MHz (1600 mm x 900 mm)
114 * Monitor ranges (GTF): 50-70 Hz V, 30-70 kHz H, max dotclock 150 MHz
128 * VIC 16: 1920x1080 60.000000 Hz 16:9 67.500 kHz 148.500000 MHz
137 * Maximum TMDS clock: 200 MHz
176 * 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 92
208 * DMT 0x04: 640x480 59.940476 Hz 4:3 31.469 kHz 25.175000 MHz
[all …]
/linux/drivers/gpu/drm/panel/
H A Dpanel-nec-nl8048hl11.c64 { 92, 0x02 }, { 93, 0x0c }, { 94, 0x1c }, { 95, 0x27 }, in nl8048_init()
109 /* NEC PIX Clock Ratings MIN:21.8MHz TYP:23.8MHz MAX:25.7MHz */
/linux/drivers/staging/rtl8723bs/include/
H A Dhal_data.h181 u8 nCur80MhzPrimeSC; /* used for primary 40MHz of 80MHz mode */
245 u8 TxPwrLevelHT40_1S[RF_PATH_MAX_92C_88E][CHANNEL_MAX_NUMBER]; /* For HT 40MHZ pwr */
246 u8 TxPwrLevelHT40_2S[RF_PATH_MAX_92C_88E][CHANNEL_MAX_NUMBER]; /* For HT 40MHZ pwr */
366 enum rt_ampdu_burst AMPDUBurstMode; /* 92C maybe not use, but for compile successfully */
/linux/drivers/media/pci/cobalt/
H A Dcobalt-cpld.c171 { 368, 4, 92 }, { 370, 5, 74 }, { 372, 6, 62 },
180 { 456, 4, 114 }, { 460, 5, 92 }, { 462, 11, 42 },
190 { 552, 6, 92 }, { 558, 9, 62 }, { 560, 5, 112 },
197 { 638, 11, 58 }, { 640, 5, 128 }, { 644, 7, 92 },
209 { 828, 9, 92 }, { 836, 11, 76 }, { 840, 7, 120 },
216 { 1008, 9, 112 }, { 1012, 11, 92 }, { 1026, 9, 114 },
274 then a strange frequency is set (156.412034 MHz, or register values in cobalt_cpld_set_freq()
/linux/arch/m68k/include/uapi/asm/
H A Dbootinfo-mac.h103 #define MAC_MODEL_P575 92 /* aka: LC575, P577/P578 */
105 #define MAC_MODEL_Q605_ACC 95 /* Q605 accelerated to 33 MHz */
/linux/arch/arm/boot/dts/st/
H A Dstih407-clock.dtsi8 * Fixed 30MHz oscillator inputs to SoC
30 clockgen-a9@92b0000 {
H A Dstih410-clock.dtsi8 * Fixed 30MHz oscillator inputs to SoC
33 clockgen-a9@92b0000 {
H A Dstih418-clock.dtsi8 * Fixed 30MHz oscillator inputs to SoC
33 clockgen-a9@92b0000 {
H A Dste-nomadik-nhk15.dts229 /* 320 ns min period ~= 3 MHz */
259 90 91 92 93 94 95 96 97 98 99
/linux/drivers/video/fbdev/omap2/omapfb/displays/
H A Dpanel-nec-nl8048hl11.c36 * MIN:21.8MHz TYP:23.8MHz MAX:25.7MHz
53 { 89, 0x88 }, { 90, 0x01 }, { 91, 0x00 }, { 92, 0x02 }, { 93, 0x0C },
/linux/arch/arm/boot/dts/arm/
H A Dvexpress-v2p-ca15_a7.dts44 capacity-dmips-mhz = <1024>;
54 capacity-dmips-mhz = <1024>;
64 capacity-dmips-mhz = <516>;
74 capacity-dmips-mhz = <516>;
84 capacity-dmips-mhz = <516>;
203 interrupts = <0 92 4>,
245 /* Reference 24MHz clock */
/linux/drivers/gpu/drm/bridge/imx/
H A Dimx93-mipi-dsi.c73 #define MHZ(x) ((x) * 1000000UL) macro
75 #define REF_CLK_RATE_MAX MHZ(64)
76 #define REF_CLK_RATE_MIN MHZ(2)
77 #define FOUT_MAX MHZ(1250)
78 #define FOUT_MIN MHZ(40)
79 #define FVCO_DIV_FACTOR MHZ(80)
249 /* limitation: 2MHz <= Fin / N <= 8MHz */ in dphy_pll_get_configure_from_opts()
250 min_n = DIV_ROUND_UP_ULL((u64)fin, MHZ(8)); in dphy_pll_get_configure_from_opts()
251 max_n = DIV_ROUND_DOWN_ULL((u64)fin, MHZ(2)); in dphy_pll_get_configure_from_opts()
317 return (clk_get_rate(dsi->clk_cfg) / MHZ(1) - 17) * 4; in dphy_pll_get_cfgclkrange()
[all …]
/linux/drivers/media/dvb-frontends/
H A Ddib3000mb_priv.h134 { 126 , 48873 }, /* 6 MHz */
135 { 147 , 57019 }, /* 7 MHz */
136 { 168 , 65164 }, /* 8 MHz */
259 #define DIB3000MB_REG_UNK_92 ( 92)

12345