| /linux/drivers/net/ethernet/broadcom/ |
| H A D | bgmac-bcma-mdio.c | 2 * Driver for (BCM4706)? GBit MAC core on BCMA bus. 85 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphywr */ 130 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyinit */ 141 for (i = 0; i < 5; i++) { in bcma_mdio_phy_init() 157 for (i = 0; i < 5; i++) { in bcma_mdio_phy_init() 178 /* http://bcm-v4.sipsolutions.net/mac-gbit/gmac/chipphyreset */ 263 MODULE_DESCRIPTION("Broadcom iProc GBit BCMA MDIO helpers");
|
| /linux/Documentation/networking/device_drivers/ethernet/marvell/ |
| H A D | octeontx2.rst | 152 5. RQ may be selected by RSS or by configuring MCAM rule with a RQ number. 162 5. NPC MCAM entries can be installed to divert pkt onto a different channel. 333 # tc class add dev <interface> parent 1: classid 1:1 htb rate 10Gbit prio 1 335 # tc class add dev <interface> parent 1: classid 1:2 htb rate 10Gbit prio 7 339 # tc class add dev <interface> parent 1: classid 1:1 htb rate 10Gbit prio 2 quantum 409600 341 # tc class add dev <interface> parent 1: classid 1:2 htb rate 10Gbit prio 2 quantum 188416 343 # tc class add dev <interface> parent 1: classid 1:3 htb rate 10Gbit prio 2 quantum 32768 415 # devlink port function set pci/0002:1c:00.0/2 hw_addr 5c:a1:1b:5e:43:11 419 hw_addr 5c:a1:1b:5e:43:11 431 - Redirect packets with vlan id 5 and IPv4 packets to eth1, after stripping vlan header.:: [all …]
|
| /linux/Documentation/networking/device_drivers/ethernet/intel/ |
| H A D | iavf.rst | 104 - 5 MSI-X interrupt vectors and corresponding i40e CSRs 159 to 1Gbit for tc0 and 3Gbit for tc1. 164 queues 16@0 16@16 hw 1 mode channel shaper bw_rlimit min_rate 1Gbit 2Gbit 165 max_rate 1Gbit 3Gbit 181 For example: min_rate 1Gbit 3Gbit: Verify bandwidth limit using network
|
| /linux/tools/testing/selftests/net/ |
| H A D | tcp_mmap.c | 28 * received 32768 MB (0 % mmap'ed) in 14.1157 s, 19.4732 Gbit 30 * received 32768 MB (0 % mmap'ed) in 14.6833 s, 18.7204 Gbit 32 * received 32768 MB (0 % mmap'ed) in 11.143 s, 24.6682 Gbit 34 * received 32768 MB (0 % mmap'ed) in 14.9056 s, 18.4413 Gbit 40 * received 32768 MB (99.9939 % mmap'ed) in 6.73792 s, 40.7956 Gbit 42 * received 32768 MB (99.9939 % mmap'ed) in 7.26732 s, 37.8238 Gbit 44 * received 32768 MB (99.9939 % mmap'ed) in 7.61661 s, 36.0893 Gbit 46 * received 32768 MB (99.9939 % mmap'ed) in 7.43764 s, 36.9577 Gbit 116 temp ^= *(unsigned long *)(zone + 5*sizeof(long)); in hash_zone() 303 printf("received %lg MB (%lg %% mmap'ed) in %lg s, %lg Gbit\n" in child_thread()
|
| /linux/Documentation/scsi/ |
| H A D | bnx2fc.rst | 44 5. "Symbolic Name" in 'fcoeadm -i' output would display if bnx2fc has claimed 62 Speed: 10 Gbit 63 Supported Speed: 10 Gbit
|
| /linux/drivers/net/ethernet/aquantia/atlantic/ |
| H A D | aq_common.h | 50 #define HW_ATL_NIC_NAME "Marvell (aQuantia) AQtion 10Gbit Network Adapter" 61 #define AQ_NIC_RATE_10M BIT(5)
|
| /linux/drivers/edac/ |
| H A D | armada_xp_edac.c | 252 case 0: /* 2GBit */ in axp_mc_read_config() 261 case 3: /* 1GBit */ in axp_mc_read_config() 264 case 4: /* 4GBit */ in axp_mc_read_config() 267 case 5: /* 8GBit */ in axp_mc_read_config()
|
| /linux/Documentation/virt/uml/ |
| H A D | user_mode_linux_howto_v2.rst | 200 | tap | vector | checksum, tso | > 8Gbit | 202 | hybrid | vector | checksum, tso, multipacket rx | > 6GBit | 204 | raw | vector | checksum, tso, multipacket rx, tx" | > 6GBit | 206 | EoGRE | vector | multipacket rx, tx | > 3Gbit | 208 | Eol2tpv3 | vector | multipacket rx, tx | > 3Gbit | 210 | bess | vector | multipacket rx, tx | > 3Gbit | 262 for most applications that need throughput in the 2-4 Gbit range. 1051 of 5 times or higher on some benchmarks.
|
| /linux/arch/arm64/boot/dts/freescale/ |
| H A D | imx95-libra-rdk-fpsc.dts | 84 reg_vdd_5v0: regulator-vdd-5v0 { 240 max-speed = <10000>; /* 10Gbit/s */
|
| /linux/drivers/scsi/ |
| H A D | scsi_transport_sas.c | 154 { SAS_LINK_RATE_1_5_GBPS, "1.5 Gbit" }, 155 { SAS_LINK_RATE_3_0_GBPS, "3.0 Gbit" }, 156 { SAS_LINK_RATE_6_0_GBPS, "6.0 Gbit" }, 157 { SAS_LINK_RATE_12_0_GBPS, "12.0 Gbit" }, 158 { SAS_LINK_RATE_22_5_GBPS, "22.5 Gbit" }, 1290 rdev->I_T_nexus_loss_timeout = (msdata[4] << 8) + msdata[5]; in sas_read_port_mode_page()
|
| /linux/drivers/ssb/ |
| H A D | scan.c | 80 return "GBit Ethernet"; in ssb_core_name() 145 return 5; in chipid_to_nrcores()
|
| /linux/drivers/net/ethernet/stmicro/stmmac/ |
| H A D | dwmac-meson8b.c | 39 #define PRG_ETH0_TXDLY_MASK GENMASK(6, 5) 155 { .div = 5, .val = 5, }, in meson8b_init_rgmii_tx_clk() 361 * a register) based on the line-speed (125MHz for Gbit speeds, in meson8b_init_prg_eth()
|
| /linux/drivers/message/fusion/lsi/ |
| H A D | mpi_cnfg.h | 42 * Port Page 2, FC Port Page 4, FC Port Page 5 167 * Two new Manufacturing config pages (5 and 6). 189 * Added 5 new ControlFlags defines for SAS IO Unit 281 * Manufacturing Page 5. 680 U32 Reserved5; /* 5Ch */ 1102 /* IOC Page 5 HotSpare Flags */ 1772 …STATE_DIAGNOST (0x05) /*(SNIA)HBA_PORTSTATE_DIAGNOSTICS 5 In diagnostics mode … 1782 …PAGE0_SUPPORT_1GBIT_SPEED (0x00000001) /* (SNIA)HBA_PORTSPEED_1GBIT 1 1 GBit/sec */ 1783 …PAGE0_SUPPORT_2GBIT_SPEED (0x00000002) /* (SNIA)HBA_PORTSPEED_2GBIT 2 2 GBit/sec */ 1784 …PAGE0_SUPPORT_10GBIT_SPEED (0x00000004) /* (SNIA)HBA_PORTSPEED_10GBIT 4 10 GBit/sec */ [all …]
|
| /linux/drivers/net/dsa/microchip/ |
| H A D | ksz_common.h | 464 phy_interface_t ksz_get_xmii(struct ksz_device *dev, int port, bool gbit); 862 #define SW_DRIVE_STRENGTH_20MA 5 902 #define MTI_SHAPING_M GENMASK(5, 4)
|
| /linux/include/rdma/ |
| H A D | ib_verbs.h | 296 IBK_BLOCK_MULTICAST_LOOPBACK = 1 << 5, 460 IB_MTU_4096 = 5 522 IB_PORT_ACTIVE_DEFER = 5 547 IB_PORT_PHYS_STATE_LINK_UP = 5, 841 IB_RATE_5_GBPS = 5, 866 * base rate of 2.5 Gbit/sec. For example, IB_RATE_5_GBPS will be 867 * converted to 2, since 5 Gbit/sec is 2 * 2.5 Gbit/sec. 924 * mult_to_ib_rate - Convert a multiple of 2.5 Gbit/se [all...] |
| /linux/drivers/net/ethernet/intel/ice/ |
| H A D | ice.h | 111 #define ICE_Q_WAIT_MAX_RETRY (5 * ICE_Q_WAIT_RETRY_LIMIT) 140 /* User can specify BW in either Kbit/Mbit/Gbit and OS converts it in bytes. 145 /* Default recipes have priority 4 and below, hence priority values between 5..7 157 #define ICE_SWITCH_FLTR_PRIO_VSI 5
|
| /linux/drivers/net/ethernet/freescale/ |
| H A D | gianfar.h | 112 * GBIT = 125MHz => 8ns/clock => 8*64 ns / tick 745 u32 tbptr5; /* 0x.1ac - TxBD Pointer for ring 5 */ 762 u32 tbase5; /* 0x.22c - TxBD Base Address of ring 5 */ 796 u32 rbptr5; /* 0x.3ac - RxBD pointer for ring 5 */ 813 u32 rbase5; /* 0x.42c - RxBD base address of ring 5 */ 838 u32 mac05addr1; /* 0x.568 - MAC exact match address 5, part 1 */ 839 u32 mac05addr2; /* 0x.56c - MAC exact match address 5, part 2 */ 852 u32 mac12addr1; /* 0x.5a0 - MAC exact match address 12, part 1*/ 853 u32 mac12addr2; /* 0x.5a4 - MAC exact match address 12, part 2*/ 854 u32 mac13addr1; /* 0x.5a8 - MAC exact match address 13, part 1*/ [all …]
|
| /linux/drivers/net/dsa/ |
| H A D | mt7530.c | 297 fdb->mac[5] = (reg[1] >> MAC_BYTE_5) & MAC_BYTE_MASK; in mt7530_fdb_read() 319 reg[1] |= mac[5] << MAC_BYTE_5; in mt7530_fdb_write() 397 /* PLL frequency: 125MHz: 1.0GBit */ in mt7530_setup_port6() 402 } else { /* PLL frequency: 250MHz: 2.0Gbit */ in mt7530_setup_port6() 491 /* Step 5: set feedback divide ratio update signal to low */ in mt7531_pll_setup() 891 &rmon_stats->hist[5]); in mt7530_get_rmon_stats() 904 &rmon_stats->hist_tx[5]); in mt7530_get_rmon_stats() 1039 mt7530_write(priv, MT753X_PMCR_P(5), 0x56300); in mt7530_setup_port5() 1056 if (!dsa_is_dsa_port(priv->ds, 5) && in mt7530_setup_port5() 1078 /* In Clause 5 of IEEE Std 802-2014, two sublayers of the data link layer (DLL) [all …]
|
| H A D | vitesse-vsc73xx-core.c | 3 * Vitesse VSC7385 SparX-G5 5+1-port Integrated Gigabit Ethernet Switch 5 * Vitesse VSC7395 SparX-G5e 5+1-port Integrated Gigabit Ethernet Switch 95 #define VSC73XX_MAC_CFG_MAC_RX_RST BIT(5) 129 #define VSC73XX_ADVPORTM_EXT_PORT BIT(5) 210 #define VSC73XX_HASH0_VID_FROM_MASK GENMASK(5, 0) 217 #define VSC73XX_HASH3_MAC3_FROM_MASK GENMASK(5, 0) 228 #define VSC73XX_HASH3_MAC3_TO_MASK GENMASK(10, 5) 249 #define VSC73XX_MACACCESS_CMD_CLEAR_TABLE 5 284 #define VSC73XX_MII_MPRES_PRESCALEVAL GENMASK(5, 0) 289 /* Arbiter block 5 registers */ [all …]
|
| /linux/drivers/platform/x86/ |
| H A D | apple-gmux.c | 387 * eDP mux on retinas, the difference being support for 2.7 versus 5.4 Gbit/s. 420 * variable ``gpu-power-prefs-fa4ce28d-b62f-4c99-9cc3-6815686e30f9`` (5th byte,
|
| /linux/drivers/net/ethernet/aeroflex/ |
| H A D | greth.c | 1033 dev->dev_addr[4] << 8 | dev->dev_addr[5]); in greth_set_mac_add() 1055 mc_filter[bitnr >> 5] |= 1 << (bitnr & 31); in greth_set_hash_filter() 1407 /* Check if we have GBIT capable MAC */ in greth_of_probe() 1471 macaddr[5]++; in greth_of_probe() 1482 dev->dev_addr[4] << 8 | dev->dev_addr[5]); in greth_of_probe()
|
| /linux/drivers/net/ethernet/tehuti/ |
| H A D | tn40.c | 456 * As our benchmarks shows, it adds 1.5 Gbit/sec to NIC's throughput. 996 udelay(5); in tn40_set_link_speed() 998 udelay(5); in tn40_set_link_speed() 1000 udelay(5); in tn40_set_link_speed() 1222 val = (ndev->dev_addr[4] << 8) | (ndev->dev_addr[5]); in tn40_restore_mac() 1230 (ndev->dev_addr[5] << 8) | (ndev->dev_addr[4])); in tn40_restore_mac() 1314 /* 5. Wait until hw is disabled */ in tn40_sw_reset() 1509 reg = TN40_REG_RX_MCST_HASH0 + ((hash >> 5) << 2); in tn40_setmulti()
|
| /linux/drivers/net/ethernet/sun/ |
| H A D | sungem.c | 82 MODULE_DESCRIPTION("Sun GEM Gbit ethernet driver"); 402 mdelay(5); in gem_rxmac_reset() 440 writel(((5 & RXDMA_BLANK_IPKTS) | in gem_rxmac_reset() 444 writel(((5 & RXDMA_BLANK_IPKTS) | in gem_rxmac_reset() 1446 gp->timer_ticks = 5; in gem_mdio_link_not_up() 1460 gp->timer_ticks = 5; in gem_mdio_link_not_up() 1471 gp->timer_ticks = 5; in gem_mdio_link_not_up() 1518 gp->timer_ticks = 5; in gem_link_timer() 1759 writel(((5 & RXDMA_BLANK_IPKTS) | in gem_init_dma() 1763 writel(((5 & RXDMA_BLANK_IPKTS) | in gem_init_dma() [all …]
|
| /linux/drivers/net/ethernet/pasemi/ |
| H A D | pasemi_mac.c | 229 dev->dev_addr[5]; in pasemi_mac_set_mac_addr() 1164 "Defaulting to 1Gbit full duplex\n"); in pasemi_mac_open()
|
| /linux/drivers/mtd/chips/ |
| H A D | cfi_cmdset_0001.c | 186 memset((char *)extp + 5, 0, sizeof(*extp) - 5); in fixup_convert_atmel_pri() 218 cfip->FeatureSupport |= (1 << 5); in fixup_at49bv640dx_lock() 384 * Micron(was Numonyx) 1Gbit bottom boot are buggy w.r.t in cfi_is_micron_28F00AP30() 408 (extp->MinorVersion < '0' || extp->MinorVersion > '5')) { in read_pri_intelext() 1742 * Page Buffer Program command. See Table 5 of in do_write_buffer() 1761 /* §4.8 of the 28FxxxJ3A datasheet says "Any time SR.4 and/or SR.5 is set in do_write_buffer() 1772 …printk(KERN_WARNING "SR.4 or SR.5 bits set in buffer write (status %lx). Clearing.\n", status.x[0]… in do_write_buffer() 2163 mdelay = (!extp || !(extp->FeatureSupport & (1 << 5))) ? 1500 : 0; in do_xxlock_oneblock() 2535 && extp && (extp->FeatureSupport & (1 << 5))) in cfi_intelext_suspend() 2647 && extp && (extp->FeatureSupport & (1 << 5))) in cfi_intelext_resume()
|