Home
last modified time | relevance | path

Searched +full:1 +full:c300000 (Results 1 – 25 of 27) sorted by relevance

12

/freebsd/sys/contrib/device-tree/Bindings/pinctrl/
H A Dnvidia,tegra234-pinmux-aon.yaml18 maxItems: 1
67 pinmux@c300000 {
/freebsd/sys/contrib/device-tree/Bindings/soc/qcom/
H A Dqcom,aoss-qmp.txt52 Definition: must be 1
54 CDSP state (0), LPASS state (1), modem state (2), SLPI
72 aoss_qmp: qmp@c300000 {
78 #power-domain-cells = <1>;
H A Dqcom,aoss-qmp.yaml54 maxItems: 1
60 maxItems: 1
65 maxItems: 1
105 aoss_qmp: qmp@c300000 {
/freebsd/sys/contrib/device-tree/Bindings/display/mediatek/
H A Dmediatek,mt8195-hdmi.yaml24 maxItems: 1
27 maxItems: 1
50 maxItems: 1
58 maxItems: 1
61 const: 1
72 port@1:
81 - port@1
109 hdmi@1c300000 {
123 #sound-dai-cells = <1>;
131 #address-cells = <1>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm/samsung/
H A Ds3c64xx.dtsi19 #address-cells = <1>;
20 #size-cells = <1>;
32 #address-cells = <1>;
44 #address-cells = <1>;
45 #size-cells = <1>;
52 #interrupt-cells = <1>;
59 #interrupt-cells = <1>;
73 sdhci1: mmc@7c300000 {
112 #address-cells = <1>;
171 samsung,pwm-outputs = <0>, <1>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/freescale/
H A Dimx95.dtsi23 #address-cells = <1>;
313 #address-cells = <1>;
314 #size-cells = <1>;
320 mboxes = <&mu2 5 0>, <&mu2 3 0>, <&mu2 3 1>, <&mu2 5 1>;
322 #address-cells = <1>;
328 #power-domain-cells = <1>;
337 #power-domain-cells = <1>;
342 #clock-cells = <1>;
347 #thermal-sensor-cells = <1>;
373 thermal-sensors = <&scmi_sensor 1>;
[all …]
H A Dfsl-ls208xa.dtsi32 #address-cells = <1>;
39 /* DRAM space - 1, size : 2 GB DRAM */
66 #msi-cells = <1>;
71 rstcr: syscon@1e60000 {
86 thermal-sensors = <&tmu 1>;
269 dcfg: dcfg@1e00000 {
275 sfp: efuse@1e80000 {
283 isc: syscon@1f70000 {
287 #address-cells = <1>;
288 #size-cells = <1>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/qcom/
H A Dsm8750.dtsi173 cluster1_c4: cpu-sleep-1 {
216 mc_virt: interconnect-1 {
399 dsm_partition_1_mem: dsm-partition-1@84a00000 {
461 video_mem: video@9c300000 {
544 #qcom,smem-state-cells = <1>;
570 #qcom,smem-state-cells = <1>;
592 qcom,remote-pid = <1>;
596 #qcom,smem-state-cells = <1>;
607 #qcom,smem-state-cells = <1>;
640 #clock-cells = <1>;
[all …]
H A Dsm6350.dtsi210 clocks = <&cpufreq_hw 1>;
215 qcom,freq-domain = <&cpufreq_hw 1>;
235 clocks = <&cpufreq_hw 1>;
240 qcom,freq-domain = <&cpufreq_hw 1>;
301 cluster_sleep_cx_ret: cluster-sleep-1 {
331 little_cpu_sleep_1: cpu-sleep-0-1 {
341 big_cpu_sleep_0: cpu-sleep-1-0 {
351 big_cpu_sleep_1: cpu-sleep-1-1 {
366 #reset-cells = <1>;
713 #qcom,smem-state-cells = <1>;
[all …]
H A Dqcs615.dtsi247 little_cpu_sleep_1: cpu-sleep-0-1 {
257 big_cpu_sleep_0: cpu-sleep-1-0 {
267 big_cpu_sleep_1: cpu-sleep-1-1 {
287 cluster_sleep_1: cluster-sleep-1 {
323 ipa_virt: interconnect-1 {
347 #qcom,smem-state-cells = <1>;
368 #qcom,smem-state-cells = <1>;
499 #clock-cells = <1>;
500 #reset-cells = <1>;
501 #power-domain-cells = <1>;
[all …]
H A Dsar2130p.dtsi168 cpu_sleep_1: cpu-sleep-0-1 {
188 cluster_sleep_1: cluster-sleep-1 {
221 mc_virt: interconnect-1 {
430 #qcom,smem-state-cells = <1>;
454 #qcom,smem-state-cells = <1>;
474 #clock-cells = <1>;
475 #reset-cells = <1>;
476 #power-domain-cells = <1>;
508 pinctrl-1 = <&sdc1_sleep>;
515 mmc-ddr-1_8v;
[all …]
H A Dsm8650.dtsi55 clock-mult = <1>;
64 clock-mult = <1>;
257 clocks = <&cpufreq_hw 1>;
267 qcom,freq-domain = <&cpufreq_hw 1>;
293 clocks = <&cpufreq_hw 1>;
303 qcom,freq-domain = <&cpufreq_hw 1>;
409 gold_cpu_sleep_0: cpu-sleep-1-0 {
439 cluster_sleep_1: cluster-sleep-1 {
463 ete-1 {
565 #address-cells = <1>;
[all …]
H A Dsm8350.dtsi141 clocks = <&cpufreq_hw 1>;
144 qcom,freq-domain = <&cpufreq_hw 1>;
160 clocks = <&cpufreq_hw 1>;
163 qcom,freq-domain = <&cpufreq_hw 1>;
179 clocks = <&cpufreq_hw 1>;
182 qcom,freq-domain = <&cpufreq_hw 1>;
262 big_cpu_sleep_0: cpu-sleep-1-0 {
282 cluster_sleep_aoss_sleep: cluster-sleep-1 {
296 #reset-cells = <1>;
520 qcom,client-id = <1>;
[all …]
H A Dsc8180x.dtsi156 qcom,freq-domain = <&cpufreq_hw 1>;
163 clocks = <&cpufreq_hw 1>;
180 qcom,freq-domain = <&cpufreq_hw 1>;
187 clocks = <&cpufreq_hw 1>;
204 qcom,freq-domain = <&cpufreq_hw 1>;
211 clocks = <&cpufreq_hw 1>;
228 qcom,freq-domain = <&cpufreq_hw 1>;
235 clocks = <&cpufreq_hw 1>;
293 big_cpu_sleep_0: cpu-sleep-1-0 {
312 cluster_sleep_aoss_sleep: cluster-sleep-1 {
[all …]
H A Dsc7180.dtsi234 clocks = <&cpufreq_hw 1>;
245 qcom,freq-domain = <&cpufreq_hw 1>;
258 clocks = <&cpufreq_hw 1>;
269 qcom,freq-domain = <&cpufreq_hw 1>;
327 little_cpu_sleep_1: cpu-sleep-0-1 {
337 big_cpu_sleep_0: cpu-sleep-1-0 {
347 big_cpu_sleep_1: cpu-sleep-1-1 {
367 cluster_sleep_cx_ret: cluster-sleep-1 {
691 qcom,client-id = <1>;
715 #qcom,smem-state-cells = <1>;
[all …]
H A Dsm8150.dtsi157 clocks = <&cpufreq_hw 1>;
162 qcom,freq-domain = <&cpufreq_hw 1>;
181 clocks = <&cpufreq_hw 1>;
186 qcom,freq-domain = <&cpufreq_hw 1>;
205 clocks = <&cpufreq_hw 1>;
210 qcom,freq-domain = <&cpufreq_hw 1>;
298 big_cpu_sleep_0: cpu-sleep-1-0 {
613 #reset-cells = <1>;
727 qcom,client-id = <1>;
816 #qcom,smem-state-cells = <1>;
[all …]
H A Dqcs8300.dtsi135 qcom,freq-domain = <&cpufreq_hw 1>;
155 qcom,freq-domain = <&cpufreq_hw 1>;
175 qcom,freq-domain = <&cpufreq_hw 1>;
195 qcom,freq-domain = <&cpufreq_hw 1>;
249 l3_1: l3-cache-1 {
268 little_cpu_sleep_1: cpu-sleep-0-1 {
278 big_cpu_sleep_0: cpu-sleep-1-0 {
288 big_cpu_sleep_1: cpu-sleep-1-1 {
308 gold_cluster_sleep: cluster-sleep-1 {
357 mc_virt: interconnect-1 {
[all …]
H A Dsm8450.dtsi144 qcom,freq-domain = <&cpufreq_hw 1>;
146 clocks = <&cpufreq_hw 1>;
163 qcom,freq-domain = <&cpufreq_hw 1>;
165 clocks = <&cpufreq_hw 1>;
182 qcom,freq-domain = <&cpufreq_hw 1>;
184 clocks = <&cpufreq_hw 1>;
261 big_cpu_sleep_0: cpu-sleep-1-0 {
281 cluster_sleep_1: cluster-sleep-1 {
304 ete-1 {
408 #address-cells = <1>;
[all …]
H A Dsdm845.dtsi200 clocks = <&cpufreq_hw 1>;
204 qcom,freq-domain = <&cpufreq_hw 1>;
224 clocks = <&cpufreq_hw 1>;
228 qcom,freq-domain = <&cpufreq_hw 1>;
248 clocks = <&cpufreq_hw 1>;
252 qcom,freq-domain = <&cpufreq_hw 1>;
272 clocks = <&cpufreq_hw 1>;
276 qcom,freq-domain = <&cpufreq_hw 1>;
341 big_cpu_sleep_0: cpu-sleep-1-0 {
818 qcom,client-id = <1>;
[all …]
H A Dsc8280xp.dtsi148 clocks = <&cpufreq_hw 1>;
155 qcom,freq-domain = <&cpufreq_hw 1>;
171 clocks = <&cpufreq_hw 1>;
178 qcom,freq-domain = <&cpufreq_hw 1>;
194 clocks = <&cpufreq_hw 1>;
201 qcom,freq-domain = <&cpufreq_hw 1>;
217 clocks = <&cpufreq_hw 1>;
224 qcom,freq-domain = <&cpufreq_hw 1>;
285 big_cpu_sleep_0: cpu-sleep-1-0 {
733 #qcom,smem-state-cells = <1>;
[all …]
H A Dsm8550.dtsi52 clock-mult = <1>;
60 clock-mult = <1>;
141 clocks = <&cpufreq_hw 1>;
146 qcom,freq-domain = <&cpufreq_hw 1>;
162 clocks = <&cpufreq_hw 1>;
167 qcom,freq-domain = <&cpufreq_hw 1>;
183 clocks = <&cpufreq_hw 1>;
188 qcom,freq-domain = <&cpufreq_hw 1>;
204 clocks = <&cpufreq_hw 1>;
209 qcom,freq-domain = <&cpufreq_hw 1>;
[all …]
H A Dsm8250.dtsi207 clocks = <&cpufreq_hw 1>;
214 qcom,freq-domain = <&cpufreq_hw 1>;
232 clocks = <&cpufreq_hw 1>;
239 qcom,freq-domain = <&cpufreq_hw 1>;
257 clocks = <&cpufreq_hw 1>;
264 qcom,freq-domain = <&cpufreq_hw 1>;
352 big_cpu_sleep_0: cpu-sleep-1-0 {
674 #reset-cells = <1>;
883 #qcom,smem-state-cells = <1>;
907 #qcom,smem-state-cells = <1>;
[all …]
H A Dsa8775p.dtsi154 qcom,freq-domain = <&cpufreq_hw 1>;
184 qcom,freq-domain = <&cpufreq_hw 1>;
208 qcom,freq-domain = <&cpufreq_hw 1>;
232 qcom,freq-domain = <&cpufreq_hw 1>;
300 gold_rail_cpu_sleep_0: cpu-sleep-1 {
320 cluster_sleep_apss_rsc_pc: cluster-sleep-1 {
946 #qcom,smem-state-cells = <1>;
969 #qcom,smem-state-cells = <1>;
992 #qcom,smem-state-cells = <1>;
1015 #qcom,smem-state-cells = <1>;
[all …]
/freebsd/sys/contrib/device-tree/src/arm64/nvidia/
H A Dtegra194.dtsi162 snps,write-requests = <1>;
207 #dma-cells = <1>;
548 dmas = <&adma 1>, <&adma 1>,
610 <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
641 #dma-cells = <1>;
687 #interconnect-cells = <1>;
731 <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
807 #address-cells = <1>;
834 #address-cells = <1>;
850 #address-cells = <1>;
[all …]
H A Dtegra234.dtsi49 <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
170 #dma-cells = <1>;
217 #address-cells = <1>;
228 i2s1_port: port@1 {
229 reg = <1>;
253 #address-cells = <1>;
264 i2s2_port: port@1 {
265 reg = <1>;
289 #address-cells = <1>;
300 i2s3_port: port@1 {
[all …]

12