/freebsd/sys/arm/include/ |
H A D | sysreg.h | 9 * 1. Redistributions of source code must retain the above copyright 58 #define CP15_CTR(rr) p15, 0, rr, c0, c0, 1 /* Cache Type Register */ 65 #define CP15_ID_PFR1(rr) p15, 0, rr, c0, c1, 1 /* Processor Feature Register 1 */ 69 #define CP15_ID_MMFR1(rr) p15, 0, rr, c0, c1, 5 /* Memory Model Feature Register 1 */ 74 #define CP15_ID_ISAR1(rr) p15, 0, rr, c0, c2, 1 /* Instruction Set Attribute Register 1 */ 80 #define CP15_CCSIDR(rr) p15, 1, rr, c0, c0, 0 /* Cache Size ID Registers */ 81 #define CP15_CLIDR(rr) p15, 1, rr, c0, c0, 1 /* Cache Level ID Register */ 82 #define CP15_AIDR(rr) p15, 1, rr, c0, c0, 7 /* Auxiliary ID Register */ 93 #define CP15_ACTLR(rr) p15, 0, rr, c1, c0, 1 /* IMPLEMENTATION DEFINED Auxiliary Control Register… 97 #define CP15_SDER(rr) p15, 0, rr, c1, c1, 1 /* Secure Debug Enable Register */ [all …]
|
/freebsd/lib/msun/src/ |
H A D | e_coshl.c | 35 #define BIAS (LDBL_MAX_EXP - 1) 40 * Domain [-1, 1], range ~[-1.8211e-21, 1.8211e-21]: 51 C12 = 2.0876768371393075e-9, /* 0x11eed99406a3f4.0p-81 */ variable 56 * Domain [-1, 1], range ~[-2.3194e-37, 2.3194e-37]: 64 C12 = 2.08767569878680989791444691755468269e-9L, /* 0x11eed8eff8d897b543d0679607399.0p-141L */ variable 99 /* |x| < 1, return 1 or c(x) */ in coshl() 101 if (ix<BIAS-(LDBL_MANT_DIG+1)/2) /* |x| < TINY */ in coshl() 102 RETURNI(1+tiny); /* cosh(tiny) = 1(+) with inexact */ in coshl() 106 RETURNI(((C16*x2 + C14)*x4 + (C12*x2 + C10))*(x4*x4*x2) + in coshl() 107 ((C8*x2 + C6)*x2 + C4)*x4 + C2*x2 + 1); in coshl() [all …]
|
H A D | k_sincosl.h | 67 w = 1 - hz; in __kernel_sincosl() 70 *cs = w + (((1 - w) - hz) + (z * r - x * y)); in __kernel_sincosl() 103 C12= -2.46748624357670948912574279501044295e-27L; variable 126 w = 1 - hz; in __kernel_sincosl() 128 z * (C7 + z * (C8 + z * (C9 + z * (C10 + z * (C11+z*C12))))))))))); in __kernel_sincosl() 130 *cs = w + (((1 - w) - hz) + (z * r - x * y)); in __kernel_sincosl()
|
/freebsd/contrib/arm-optimized-routines/math/aarch64/advsimd/ |
H A D | tanpi.c | 14 float64x2_t c0, c2, c4, c6, c8, c10, c12; member 27 .c11 = -0x1.89333f6acd922p19, .c12 = V2 (0x1.5d4e912bb8456p27), 28 .c13 = -0x1.a854d53ab6874p29, .c14 = 0x1.1b76de7681424p32, 33 _ZGVnN2v_tanpi(0x1.0a4a07dfcca3ep-1) got -0x1.fa30112702c98p+3 56 float64x2_t p23 = vfmaq_laneq_f64 (d->c2, r2, c_1_3, 1); in V_NAME_D1() 58 float64x2_t p67 = vfmaq_laneq_f64 (d->c6, r2, c_5_7, 1); in V_NAME_D1() 60 float64x2_t p1011 = vfmaq_laneq_f64 (d->c10, r2, c_9_11, 1); in V_NAME_D1() 61 float64x2_t p1213 = vfmaq_laneq_f64 (d->c12, r2, c_13_14, 0); in V_NAME_D1() 63 float64x2_t p = vfmaq_laneq_f64 (p1213, r4, c_13_14, 1); in V_NAME_D1()
|
H A D | v_log1p_inline.h | 2 * Helper for vector double-precision routines which calculate log(1 + x) and 15 float64x2_t c0, c2, c4, c6, c8, c10, c12, c14, c16; member 22 /* Coefficients generated using Remez, deg=20, in [sqrt(2)/2-1, sqrt(2)-1]. */ 31 .c12 = V2 (-0x1.2548a9ffe80e6p-4), .c13 = 0x1.0f389a24b2e07p-4, \ 35 .ln2 = { 0x1.62e42fefa3800p-1, 0x1.ef35793c76730p-45 }, \ 46 /* Approximate log(1+m) on [-0.25, 0.5] using pairwise Horner. */ in eval_poly() 53 float64x2_t p1415 = vfmaq_laneq_f64 (d->c14, m, c1315, 1); in eval_poly() 54 float64x2_t p1213 = vfmaq_laneq_f64 (d->c12, m, c1315, 0); in eval_poly() 55 float64x2_t p1011 = vfmaq_laneq_f64 (d->c10, m, c911, 1); in eval_poly() 57 float64x2_t p67 = vfmaq_laneq_f64 (d->c6, m, c57, 1); in eval_poly() [all …]
|
H A D | atan.c | 14 float64x2_t c0, c2, c4, c6, c8, c10, c12, c14, c16, c18; member 26 .c12 = V2 (-0x1.00e6eece7de8p-5), .c13 = 0x1.860897b29e5efp-6, 38 Based on atan(x) ~ shift + z + z^3 * P(z^2) with reduction to [0,1] using 39 z=1/x and shift = pi/2. Maximum observed error is 2.27 ulps: 40 _ZGVnN2v_atan (0x1.0005af27c23e9p+0) got 0x1.9225645bdd7c1p-1 41 want 0x1.9225645bdd7c3p-1. */ 63 return v_call_f64 (atan, x, v_f64 (0), v_u64 (-1)); in V_NAME_D1() 67 y := arctan(x) for x < 1 in V_NAME_D1() 68 y := pi/2 + arctan(-1/x) for x > 1 in V_NAME_D1() 69 Hence, use z=-1/a if x>=1, otherwise z=a. */ in V_NAME_D1() [all …]
|
H A D | atan2.c | 14 float64x2_t c0, c2, c4, c6, c8, c10, c12, c14, c16, c18; member 33 .c12 = V2 (-0x1.00e6eece7de8p-5), 42 .zeroinfnan = V2 (2 * 0x7ff0000000000000ul - 1), 59 /* Returns 1 if input is the bit representation of 0, infinity or nan. */ 63 /* (2 * i - 1) >= (2 * asuint64 (INFINITY) - 1). */ in zeroinfnan() 64 return vcgeq_u64 (vsubq_u64 (vaddq_u64 (i, i), v_u64 (1)), d->zeroinfnan); in zeroinfnan() 70 got 0x1.92d628ab678ccp-1 71 want 0x1.92d628ab678cfp-1. */ 121 float64x2_t p23 = vfmaq_laneq_f64 (d->c2, z2, c13, 1); in V_NAME_D2() 125 float64x2_t p67 = vfmaq_laneq_f64 (d->c6, z2, c57, 1); in V_NAME_D2() [all …]
|
H A D | asinh.c | 21 float64x2_t c0, c2, c4, c6, c8, c10, c12, c14, c16, c17; member 38 .c5 = 0x1.1c4daa9e67871p-6, 45 .c12 = V2 (-0x1.d217026a669ecp-9), 57 .ln2 = 0x1.62e42fefa39efp-1, 74 #define N (1 << V_LOG_TABLE_BITS) 75 #define IndexMask (N - 1) 86 /* Since N is a power of 2, n % N = n & (N - 1). */ in lookup() 89 uint64_t i1 = (vgetq_lane_u64 (i, 1) >> (52 - V_LOG_TABLE_BITS)) & IndexMask; in lookup() 110 /* log(x) = log1p(z/c-1) + log(c) + k*Ln2. */ in log_inline() 121 float64x2_t y = vfmaq_laneq_f64 (d->lc2, r, odd_coeffs, 1); in log_inline() [all …]
|
/freebsd/contrib/arm-optimized-routines/math/aarch64/sve/ |
H A D | tanpi.c | 14 double c0, c2, c4, c6, c8, c10, c12; member 27 .c11 = -0x1.89333f6acd922p19, .c12 = 0x1.5d4e912bb8456p27, 28 .c13 = -0x1.a854d53ab6874p29, .c14 = 0x1.1b76de7681424p32, 33 _ZGVsMxv_tanpi(0x1.0a4a07dfcca3ep-1) got -0x1.fa30112702c98p+3 56 svfloat64_t p23 = svmla_lane (sv_f64 (d->c2), r2, c_1_3, 1); in SV_NAME_D1() 58 svfloat64_t p67 = svmla_lane (sv_f64 (d->c6), r2, c_5_7, 1); in SV_NAME_D1() 60 svfloat64_t p1011 = svmla_lane (sv_f64 (d->c10), r2, c_9_11, 1); in SV_NAME_D1() 61 svfloat64_t p1213 = svmla_lane (sv_f64 (d->c12), r2, c_13_14, 0); in SV_NAME_D1() 63 svfloat64_t p = svmla_lane (p1213, r4, c_13_14, 1); in SV_NAME_D1()
|
/freebsd/lib/msun/ld128/ |
H A D | k_cosl.c | 25 * that is 1 ulp below 0.5, but we want it to be precisely 0.5. See 42 C12= -2.46748624357670948912574279501044295e-27L; variable 51 z*(C8+z*(C9+z*(C10+z*(C11+z*C12))))))))))); in __kernel_cosl()
|
H A D | s_expl.c | 10 * 1. Redistributions of source code must retain the above copyright 52 /* log(2**16384 - 0.5 + 1) rounded towards zero for expm1l() is the same: */ 54 /* log(2**(-16381-64-1)) rounded towards zero: */ 72 RETURNF(-1 / x); in expl() 80 RETURNF(1 + x); /* 1 with inexact iff x != 0 */ in expl() 85 twopk = 1; in expl() 133 * |(exp(x)-1-x-x**2/2)/x - p(x)| < 2**-122.03 142 C3 = 1.66666666666666666666666666666666667e-1L, 151 C12 = 2.08767569878679576457272282566520649e-9L, variable 155 * XXX this has 1 more coeff than needed. [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/ |
H A D | SparcRegisterInfo.td | 44 let CoveredBySubRegs = 1; 53 let CoveredBySubRegs = 1; 60 let CoveredBySubRegs = 1; 76 def ASR1 : SparcCtrlReg<1, "asr1">; 122 def TNPC : SparcCtrlReg< 1, "tnpc">; 143 def G1 : Ri< 1, "g1">, DwarfRegNum<[1]>; 177 def F1 : Rf< 1, "f1">, DwarfRegNum<[33]>; 229 def C1 : Ri< 1, "c1">; 240 def C12 [all...] |
/freebsd/contrib/netbsd-tests/ipf/input/ |
H A D | ni5 | 144 5018 269c 1f58 0000 3230 3020 5479 7065 153 # 32818,21 ACK "PORT 192,158,1,3,128,51\r\n" 157 5018 269c 1c4d 0000 504f 5254 2031 3932 179 5018 269c 1f09 0000 3230 3020 5479 7065 197 96cb e002 8033 0014 bd78 5c12 d9f8 11d5 221 # 32818,21 ACK+PUSH "PORT 192,158,1,3,128,52\r\n" 225 5018 269c 1af8 0000 504f 5254 2031 3932 247 5018 269c 1ea4 0000 3230 3020 5479 7065 265 96cb e002 8034 0014 bd78 5c12 d9f8 11d5
|
/freebsd/sys/arm/ti/ |
H A D | ti_pinmux.c | 9 * 1. Redistributions of source code must retain the above copyright 67 { -1, 0 } 166 * @padname: the name of the pad, i.e. "c12" 196 * @padname: the name of the pad, i.e. "c12" 455 MODULE_VERSION(ti_pinmux, 1); 456 MODULE_DEPEND(ti_pinmux, ti_scm, 1, 1, 1);
|
/freebsd/contrib/llvm-project/compiler-rt/lib/sanitizer_common/ |
H A D | sanitizer_allocator_size_class_map.h | 19 // kMinSizeLog: defines the class 1 as 2^kMinSizeLog. 21 // kMidSizeLog: the classes starting from 1 increase with step 25 // look like 0b1xx0..0, where x is either 0 or 1. 29 // Classes 1 - 16 correspond to sizes 16 to 256 (size = class_id * 16). 30 // Next 4 classes: 256 + i * 64 (i = 1 to 4). 31 // Next 4 classes: 512 + i * 128 (i = 1 to 4). 33 // Next 4 classes: 2^k + i * 2^(k-2) (i = 1 to 4). 34 // Last class corresponds to kMaxSize = 1 << kMaxSizeLog. 44 // - (1 << kMaxBytesCachedLog) is the maximal number of bytes per size class. 48 // c01 => s: 16 diff: +16 00% l 4 cached: 256 4096; id 1 [all …]
|
/freebsd/contrib/llvm-project/clang/lib/Basic/Targets/ |
H A D | Hexagon.cpp | 24 Builder.defineMacro("__qdsp6__", "1"); in getTargetDefines() 25 Builder.defineMacro("__hexagon__", "1"); in getTargetDefines() 165 "c12", "c13", "c14", "c15", "c16", "c17", "c18", "c19", "c20", "c21",
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Sparc/Disassembler/ |
H A D | SparcDisassembler.cpp | 126 SP::C12, SP::C13, SP::C14, SP::C15, 243 if ((RegNo & 1)) in DecodeIntPairRegisterClass() 280 ? (Bytes[0] << 0) | (Bytes[1] << 8) | (Bytes[2] << 16) | in readInstruction32() 282 : (Bytes[3] << 0) | (Bytes[2] << 8) | (Bytes[1] << 16) | in readInstruction32()
|
/freebsd/crypto/openssl/test/recipes/ |
H A D | 70-test_key_share.t | 17 EMPTY_EXTENSION => 1, 33 CLIENT_TO_SERVER => 1, 71 cmdstr(app(["openssl"]), display => 1), 79 #Test 1: An empty key_shares extension should succeed after a HelloRetryRequest 145 skip "No ec support in this OpenSSL build", 1 if disabled("ec"); 295 skip "No EC support in this OpenSSL build", 1 if disabled("ec"); 316 && ($proxy->flight != 1 || $testtype != NO_KEY_SHARES_IN_HRR)) 317 || ($direction == SERVER_TO_CLIENT && $proxy->flight != 1)) { 331 0xff, 0xfe, #Non existing group 1 345 $ext = pack "C12", [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/ti/omap/ |
H A D | am335x-boneblue.dts | 322 #address-cells = <1>; 323 #size-cells = <1>; 345 #address-cells = <1>; 366 interrupts = <0>, <1>; 390 dmas = <&edma_xbar 12 0 1 402 #address-cells = <1>; 415 ti,adc-channels = <0 1 2 3 4 5 6 7>; 569 "GPIO3_17", /* C12 */
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonRegisterInfo.cpp | 171 Reserved.set(Hexagon::CS0); // C12 in getReservedRegs() 229 int RealOffset = Offset + MI.getOperand(FIOp+1).getImm(); in eliminateFrameIndex() 236 MI.removeOperand(FIOp+1); in eliminateFrameIndex() 276 // can use the same base (i.e. VecOffset+1 is not a different in eliminateFrameIndex() 278 if (!IsPair || (VecOffset + 1) % 16 != 0) { in eliminateFrameIndex() 304 if (SeenVRegs.size() > 1) in eliminateFrameIndex() 311 if (BI.getOperand(1).getReg() != BP) in eliminateFrameIndex() 326 if (!PassedCall && SeenVRegs.size() <= 1) in eliminateFrameIndex() 348 MI.getOperand(FIOp+1).ChangeToImmediate(RealOffset); in eliminateFrameIndex() 371 Register SrcReg = MI->getOperand(1).getReg(); in shouldCoalesce()
|
H A D | HexagonRegisterInfo.td | 24 let isArtificial = 1; 103 class Mx<bits<1> num, string n> : Register<n, []> { 120 def vsub_lo : SubRegIndex<-1, -1>; 121 def vsub_hi : SubRegIndex<-1, -1>; 122 def vsub_fake: SubRegIndex<-1, -1>; 123 def wsub_lo : SubRegIndex<-1, -1>; 124 def wsub_hi : SubRegIndex<-1, -1>; 125 def subreg_overflow : SubRegIndex<1, 0>; 136 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in { 157 def P1 : Rp<1, "p1">, DwarfRegNum<[64]>; [all …]
|
/freebsd/sys/arm/ti/omap4/ |
H A D | omap4_scm_padconf.c | 11 * 1. Redistributions of source code must retain the above copyright 70 .muxmodes[1] = m1, \ 91 _PINDEF(0x0000, "c12", 0, 0, "gpmc_ad0", "sdmmc2_dat0", NULL, NULL, NULL, NULL, NULL, NULL), 254 …_PINDEF(0x0146, "h27", 1, 3, "kpd_col2", "kpd_col5", NULL, "gpio_1", NULL, NULL, NULL, "safe_mo…
|
/freebsd/usr.sbin/services_mkdb/ |
H A D | services | 21 tcpmux 1/tcp #TCP Port Service Multiplexer 22 tcpmux 1/udp #TCP Port Service Multiplexer 134 netrjs-1 71/tcp #Remote Job Service 135 netrjs-1 71/udp #Remote Job Service 332 cl/1 172/tcp #Network Innovations CL/1 333 cl/1 172/udp #Network Innovations CL/1 563 cloanto-net-1 356/tcp #Cloanto Net 1 564 cloanto-net-1 356/udp 597 legent-1 373/tcp #Legent Corporation (now Computer Associates Intl.) 598 legent-1 373/udp #Legent Corporation (now Computer Associates Intl.) [all …]
|
/freebsd/contrib/ofed/opensm/libvendor/ |
H A D | osm_vendor_mtl.c | 68 wrid = (wrid << 1) | in __osm_set_wrid_by_p_madw() 79 wrid = wrid >> 1; in __osm_set_p_madw_and_resp_by_wrid() 536 "__osm_mtl_send_callback: ERR 3C12: " in __osm_mtl_send_callback() 960 /* IBMGT have a bug sending to a QP not 1 - in osm_mtl_send_mad() 961 the QPN must be in network order except when it qpn 1 ... */ in osm_mtl_send_mad()
|
/freebsd/crypto/openssl/test/ |
H A D | modes_internal_test.c | 110 static int init_key = 1; in cts128_encrypt_key_schedule() 122 static int init_key = 1; in cts128_decrypt_key_schedule() 240 return 1; in execute_cts128() 271 /* Test Case 1 */ 558 static const u8 C12[] = { variable 822 GCM128_TEST_VECTOR(1), 856 /* Size 1 inputs are special-cased to signal NULL. */ in test_gcm128() 857 if (A.size == 1) in test_gcm128() 859 if (P.size == 1) in test_gcm128() 861 if (C.size == 1) in test_gcm128() [all …]
|