/linux/arch/mips/kvm/ |
H A D | msa.S | 20 st_d 0, VCPU_FPR0, a0 21 st_d 1, VCPU_FPR1, a0 22 st_d 2, VCPU_FPR2, a0 23 st_d 3, VCPU_FPR3, a0 24 st_d 4, VCPU_FPR4, a0 25 st_d 5, VCPU_FPR5, a0 26 st_d 6, VCPU_FPR6, a0 27 st_d 7, VCPU_FPR7, a0 28 st_d 8, VCPU_FPR8, a0 29 st_d 9, VCPU_FPR9, a0 [all …]
|
H A D | fpu.S | 29 bgez t0, 1f # no: skip odd doubles 31 sdc1 $f1, VCPU_FPR1(a0) 32 sdc1 $f3, VCPU_FPR3(a0) 33 sdc1 $f5, VCPU_FPR5(a0) 34 sdc1 $f7, VCPU_FPR7(a0) 35 sdc1 $f9, VCPU_FPR9(a0) 36 sdc1 $f11, VCPU_FPR11(a0) 37 sdc1 $f13, VCPU_FPR13(a0) 38 sdc1 $f15, VCPU_FPR15(a0) 39 sdc1 $f17, VCPU_FPR17(a0) [all …]
|
/linux/arch/m68k/math-emu/ |
H A D | fp_util.S | 9 * 1. Redistributions of source code must retain the above copyright 50 * only the lower half) most function have to return the %a0 64 jmi 1f 66 jmi 1f 69 1: printf ,"oops:%p,%p,%p\n",3,%a2@(TASK_MM-8),%a2@(TASK_MM-4),%a2@(TASK_MM) 95 | %a0 = destination (ptr to struct fp_ext) 98 printf PCONV,"l2e: %p -> %p(",2,%d0,%a0 102 jpl 1f | positive? 103 moveq #1,%d1 105 1: swap %d1 [all …]
|
H A D | fp_movem.S | 9 * 1. Redistributions of source code must retain the above copyright 42 do_fmovem=1 53 jne 1f 56 1: bfextu %d2{#25,#3},%d0 | dynamic register list 61 1: addq.w #1,%d1 | count the # of registers in 62 2: lsr.b #1,%d0 | register list and keep it in %d1 63 jcs 1b 65 printf PDECODE,"#%08x",1,%d1 68 jne 1f 71 1: printf PDECODE,"+" | incremental move [all …]
|
H A D | fp_entry.S | 9 * 1. Redistributions of source code must retain the above copyright 54 jeq 1f 59 1: 66 jeq 1f 71 1: 87 move.l %a0,-(%sp) 126 printf PREGISTER,"{d0->%08x}",1,%d0 131 printf PREGISTER,"{d1->%08x}",1,%d0 136 printf PREGISTER,"{d2->%08x}",1,%d0 141 printf PREGISTER,"{d3->%08x}",1,%d0 [all …]
|
H A D | fp_decode.h | 9 * 1. Redistributions of source code must retain the above copyright 53 * a0 - will point to source/dest operand for any indirect mode 143 jne 1\@f 144 printf PDECODE,"d%d",1,%d0 147 1\@: printf PDECODE,"a%d",1,%d0 149 move.l %a0,%d0 151 debug lea "'l'.w,%a0" 154 debug lea "'w'.w,%a0" 156 3\@: printf PDECODE,":%c",1,%a0 162 printf PDECODE,":%d",1,%d1 [all …]
|
/linux/arch/mips/kernel/ |
H A D | r4k_fpu.S | 47 fpu_save_double a0 t0 t1 # clobbers t1 59 fpu_restore_double a0 t0 t1 # clobbers t1 70 msa_save_all a0 78 msa_restore_all a0 93 * @a0 - pointer to fpregs field of sigcontext 114 bgez t0, 1f # skip storing odd if FR=0 118 EX sdc1 $f1, 8(a0) 119 EX sdc1 $f3, 24(a0) 120 EX sdc1 $f5, 40(a0) 121 EX sdc1 $f7, 56(a0) [all …]
|
H A D | octeon_switch.S | 27 LONG_S t1, THREAD_STATUS(a0) 28 cpu_save_nonscratch a0 29 LONG_S ra, THREAD_REG31(a0) 40 sll t0, 7-LONGLOG-1 42 LONG_ADDI t2, a0, THREAD_CVMSEG /* Where to store CVMSEG to */ 47 subu t0, 1 /* Decrement loop var */ 87 move v0, a0 92 * void octeon_cop2_save(struct octeon_cop2_state *a0) 105 sd t0, OCTEON_CP2_CRC_IV(a0) 106 sd t1, OCTEON_CP2_CRC_LENGTH(a0) [all …]
|
H A D | cps-vec-ns16550.S | 17 #if CONFIG_MIPS_CPS_NS16550_WIDTH == 1 33 * @a0: ASCII character to write 37 1: UART_L t0, UART_LSR_OFS(t9) 39 beqz t0, 1b 40 UART_S a0, UART_TX_OFS(t9) 46 * @a0: pointer to NULL-terminated ASCII string 53 move s6, a0 55 1: lb a0, 0(s6) 56 beqz a0, 2f 58 PTR_ADDIU s6, s6, 1 [all …]
|
H A D | bmips_5xxx_init.S | 31 subu t2, linesize, 1 ; \ 34 addiu t1, t1, -1 ; \ 59 #define CP0_BRCM_MODE $22, 1 63 #define CP0_ICACHE_DATA_LO $28, 1 67 #define CP0_ICACHE_DATA_HI $29, 1 70 #define CP0_BRCM_MODE_Luc_MASK (1 << 11) 71 #define CP0_BRCM_CONFIG0_CWF_MASK (1 << 20) 72 #define CP0_BRCM_CONFIG0_TSE_MASK (1 << 19) 73 #define CP0_BRCM_MODE_SET_MASK (1 << 7) 95 #define BRCM_ZSC_CONFIG_LMB1En 1 << (15) [all …]
|
/linux/arch/xtensa/kernel/ |
H A D | vectors.S | 28 * a0: trashed, original value saved on stack (PT_AREG0) 60 * User exception vector. (Exceptions with PS.UM == 1, PS.EXCM == 0) 77 s32i a0, a2, PT_AREG0 # save a0 to ESF 78 rsr a0, exccause # retrieve exception cause 79 s32i a0, a2, PT_DEPC # mark it as a regular exception 80 addx4 a0, a0, a3 # find entry in table 81 l32i a0, a0, EXC_TABLE_FAST_USER # load handler 83 jx a0 104 s32i a0, a2, PT_AREG0 # save a0 to ESF 105 rsr a0, exccause # retrieve exception cause [all …]
|
H A D | entry.S | 32 * Macro to find first bit set in WINDOWBASE from the left + 1 34 * 100....0 -> 1 36 * 000....1 -> WSBITS 43 addi \bit, \bit, WSBITS - 32 + 1 # uppest bit set -> return 1 63 addi \bit, \bit, -1 102 * a0: trashed, original value saved on stack (PT_AREG0) 114 * a0-a3 and depc have been saved to PT_AREG0...PT_AREG3 and PT_DEPC 126 rsr a0, depc 128 s32i a0, a2, PT_AREG2 164 movi a3, 1 [all …]
|
/linux/arch/loongarch/lib/ |
H A D | clear_user.S | 28 * a0: addr 34 1: st.b zero, a0, 0 35 addi.d a0, a0, 1 36 addi.d a1, a1, -1 37 bgtz a1, 1b 39 2: move a0, a1 42 _asm_extable 1b, 2b 48 * a0: addr 55 add.d a2, a0, a1 56 0: st.d zero, a0, 0 [all …]
|
H A D | copy_user.S | 28 * a0: to 35 1: ld.b t0, a1, 0 36 2: st.b t0, a0, 0 37 addi.d a0, a0, 1 38 addi.d a1, a1, 1 39 addi.d a2, a2, -1 40 bgtz a2, 1b 42 3: move a0, a2 45 _asm_extable 1b, 3b 52 * a0: to [all …]
|
/linux/arch/riscv/lib/ |
H A D | uaccess.S | 32 add t5, a0, a2 36 * a0 - start of uncopied dst 41 add t0, a0, a2 47 li a3, 9*SZREG-1 /* size must >= (word_copy stride + SZREG-1) */ 52 * a0 - start of dst 55 addi t1, a0, SZREG-1 56 andi t1, t1, ~(SZREG-1) 58 beq a0, t1, .Lskip_align_dst 59 1: 62 addi a1, a1, 1 /* src */ [all …]
|
H A D | strncmp.S | 15 * a0 - comparison result, value like strncmp 18 * a0 - string1 26 1: 28 lbu t0, 0(a0) 30 addi a0, a0, 1 31 addi a1, a1, 1 33 addi t2, t2, 1 34 bnez t0, 1b 36 li a0, 0 41 * not necessarily -1, 0, +1 [all …]
|
H A D | strcmp.S | 15 * a0 - comparison result, value like strcmp 18 * a0 - string1 24 1: 25 lbu t0, 0(a0) 27 addi a0, a0, 1 28 addi a1, a1, 1 30 bnez t0, 1b 31 li a0, 0 36 * not necessarily -1, 0, +1 38 sub a0, t0, t1 [all …]
|
/linux/arch/loongarch/mm/ |
H A D | page.S | 13 lu12i.w t0, 1 << (PAGE_SHIFT - 12) 14 add.d t0, t0, a0 15 1: 16 st.d zero, a0, 0 17 st.d zero, a0, 8 18 st.d zero, a0, 16 19 st.d zero, a0, 24 20 st.d zero, a0, 32 21 st.d zero, a0, 40 22 st.d zero, a0, 48 [all …]
|
/linux/arch/csky/abiv2/ |
H A D | strcmp.S | 8 mov a3, a0 13 andi t1, a0, 0x3 16 1: 80 br 1b 85 xtrb0 a0, t0 87 subu a0, a2 89 bnez a0, 4f 91 /* check byte 1 */ 92 xtrb1 a0, t0 94 subu a0, a2 [all …]
|
/linux/drivers/net/ethernet/cisco/enic/ |
H A D | vnic_devcmd.h | 15 #define _CMD_NMASK ((1 << _CMD_NBITS)-1) 16 #define _CMD_VTYPEMASK ((1 << _CMD_VTYPEBITS)-1) 17 #define _CMD_FLAGSMASK ((1 << _CMD_FLAGSBITS)-1) 18 #define _CMD_DIRMASK ((1 << _CMD_DIRBITS)-1) 29 #define _CMD_DIR_WRITE 1U 37 #define _CMD_FLAGS_NOWAIT 1U 43 #define _CMD_VTYPE_ENET 1U 73 * (u64)a0=paddr to struct vnic_devcmd_fw_info 79 CMD_MCPU_FW_INFO_OLD = _CMDC(_CMD_DIR_WRITE, _CMD_VTYPE_ALL, 1), 84 * (u64)a0=paddr to struct vnic_devcmd_fw_info [all …]
|
/linux/drivers/scsi/fnic/ |
H A D | vnic_devcmd.h | 14 #define _CMD_NMASK ((1 << _CMD_NBITS)-1) 15 #define _CMD_VTYPEMASK ((1 << _CMD_VTYPEBITS)-1) 16 #define _CMD_FLAGSMASK ((1 << _CMD_FLAGSBITS)-1) 17 #define _CMD_DIRMASK ((1 << _CMD_DIRBITS)-1) 28 #define _CMD_DIR_WRITE 1U 36 #define _CMD_FLAGS_NOWAIT 1U 42 #define _CMD_VTYPE_ENET 1U 69 /* mcpu fw info in mem: (u64)a0=paddr to struct vnic_devcmd_fw_info */ 70 CMD_MCPU_FW_INFO = _CMDC(_CMD_DIR_WRITE, _CMD_VTYPE_ALL, 1), 73 * in: (u16)a0=offset,(u8)a1=size [all …]
|
/linux/arch/m68k/fpsp040/ |
H A D | round.S | 14 |ROUND idnt 2,1 | Motorola 040 Floating Point Software Package 23 | a0 points to the input operand in the internal extended format 35 | On return the value pointed to by a0 is correctly rounded, 36 | a0 is preserved and the g-r-s bits in d0 are cleared. 78 | If sign of fp number = 0 (positive), then add 1 to l. 82 tstb LOCAL_SGN(%a0) |check for sign 91 | If sign of fp number = 1 (negative), then add 1 to l. 95 tstb LOCAL_SGN(%a0) |check for sign 112 | If (g=1), then add 1 to l and if (r=s=0), then clear l 117 asll #1,%d0 |shift g-bit to c-bit [all …]
|
/linux/arch/loongarch/kernel/ |
H A D | lbt.S | 28 stptr.d t1, a0, THREAD_SCR0 30 stptr.d t1, a0, THREAD_SCR1 32 stptr.d t1, a0, THREAD_SCR2 34 stptr.d t1, a0, THREAD_SCR3 37 stptr.d t1, a0, THREAD_EFLAGS 46 ldptr.d t1, a0, THREAD_SCR0 # restore scr 48 ldptr.d t1, a0, THREAD_SCR1 50 ldptr.d t1, a0, THREAD_SCR2 52 ldptr.d t1, a0, THREAD_SCR3 55 ldptr.d t1, a0, THREAD_EFLAGS # restore eflags [all …]
|
/linux/arch/riscv/include/asm/ |
H A D | assembler.h | 23 REG_L t0, (SUSPEND_CONTEXT_REGS + PT_EPC)(a0) 25 REG_L t0, (SUSPEND_CONTEXT_REGS + PT_STATUS)(a0) 27 REG_L t0, (SUSPEND_CONTEXT_REGS + PT_BADADDR)(a0) 29 REG_L t0, (SUSPEND_CONTEXT_REGS + PT_CAUSE)(a0) 34 * suspend_restore_regs - Restore registers (except A0 and T0-T6) 37 REG_L ra, (SUSPEND_CONTEXT_REGS + PT_RA)(a0) 38 REG_L sp, (SUSPEND_CONTEXT_REGS + PT_SP)(a0) 39 REG_L gp, (SUSPEND_CONTEXT_REGS + PT_GP)(a0) 40 REG_L tp, (SUSPEND_CONTEXT_REGS + PT_TP)(a0) 41 REG_L s0, (SUSPEND_CONTEXT_REGS + PT_S0)(a0) [all …]
|
/linux/arch/m68k/kernel/ |
H A D | head.S | 49 * 1) Remove register dependency through-out the file. 302 CPUTYPE_040 = 1 /* indicates an 040 */ 321 TTR_FCB1 = 0x0020 /* function code base bit 1 */ 324 TTR_FCM1 = 0x0002 /* function code mask bit 1 */ 427 move_stack "(\nr-1)",\arg2,\arg3,\arg4 444 func_define mmu_fixup_page_mmu_cache,1 447 func_define mmu_get_root_table_entry,1 466 func_define serial_putc,1 467 func_define console_putc,1 495 func_define putn,1 [all …]
|