| /linux/arch/sh/drivers/pci/ |
| H A D | pcie-sh7786.h | 13 #define SH4A_PCIE_SPW_BASE1 0xFE200000 /* spw config address for controller 1 (Rev1.14)*/
18 #define SH4A_PCI_CNFG_BASE1 0xFE240000 /* pci config address for controller 1 (Rev1.14)*/
44 #define BITS_BADOPC (5) /* 5 BADOPC 0 R/W */
45 #define MASK_BADOPC (1<<BITS_BADOPC)
46 #define BITS_BADDEST (4) /*4 BADDEST 0 R/W */
47 #define MASK_BADDEST (1<<BITS_BADDEST)
48 #define BITS_UNSOLRESP (3) /* 3 UNSOLRESP 0 R/W */
49 #define MASK_UNSOLRESP (1<<BITS_UNSOLRESP)
50 #define BITS_ERRSNT (1) /* 1 ERRSNT 0 */
51 #define MASK_ERRSNT (1<<BITS_ERRSNT)
[all …]
|
| /linux/include/asm-generic/bitops/ |
| H A D | const_hweight.h | 8 #define __const_hweight8(w) \ argument
10 ((!!((w) & (1ULL << 0))) + \
11 (!!((w) & (1ULL << 1))) + \
12 (!!((w) & (1ULL << 2))) + \
13 (!!((w) & (1ULL << 3))) + \
14 (!!((w) & (1ULL << 4))) + \
15 (!!((w) & (1ULL << 5))) + \
16 (!!((w) & (1ULL << 6))) + \
17 (!!((w) & (1ULL << 7)))))
19 #define __const_hweight16(w) (__const_hweight8(w) + __const_hweight8((w) >> 8 )) argument
[all …]
|
| /linux/tools/include/asm-generic/bitops/ |
| H A D | const_hweight.h | 8 #define __const_hweight8(w) \ argument
10 ((!!((w) & (1ULL << 0))) + \
11 (!!((w) & (1ULL << 1))) + \
12 (!!((w) & (1ULL << 2))) + \
13 (!!((w) & (1ULL << 3))) + \
14 (!!((w) & (1ULL << 4))) + \
15 (!!((w) & (1ULL << 5))) + \
16 (!!((w) & (1ULL << 6))) + \
17 (!!((w) & (1ULL << 7)))))
19 #define __const_hweight16(w) (__const_hweight8(w) + __const_hweight8((w) >> 8 )) argument
[all …]
|
| /linux/drivers/input/joystick/ |
| H A D | walkera0701.c | 62 static inline void walkera0701_parse_frame(struct walkera_dev *w) in walkera0701_parse_frame() argument
70 crc1 += w->buf[i] & 7; in walkera0701_parse_frame()
71 crc2 += (w->buf[i] & 8) >> 3; in walkera0701_parse_frame()
73 if ((w->buf[10] & 7) != (crc1 & 7)) in walkera0701_parse_frame()
75 if (((w->buf[10] & 8) >> 3) != (((crc1 >> 3) + crc2) & 1)) in walkera0701_parse_frame()
78 crc1 += w->buf[i] & 7; in walkera0701_parse_frame()
79 crc2 += (w->buf[i] & 8) >> 3; in walkera0701_parse_frame()
81 if ((w->buf[23] & 7) != (crc1 & 7)) in walkera0701_parse_frame()
83 if (((w->buf[23] & 8) >> 3) != (((crc1 >> 3) + crc2) & 1)) in walkera0701_parse_frame()
85 val1 = ((w->buf[0] & 7) * 256 + w->buf[1] * 16 + w->buf[2]) >> 2; in walkera0701_parse_frame()
[all …]
|
| /linux/arch/m68k/math-emu/ |
| H A D | fp_util.S | 9 * 1. Redistributions of source code must retain the above copyright
64 jmi 1f
66 jmi 1f
69 1: printf ,"oops:%p,%p,%p\n",3,%a2@(TASK_MM-8),%a2@(TASK_MM-4),%a2@(TASK_MM)
102 jpl 1f | positive?
103 moveq #1,%d1
105 1: swap %d1
106 move.w #0x3fff+31,%d1
134 lsr.w #8,%d1
136 cmp.w #0xff,%d1 | NaN / Inf?
[all …]
|
| H A D | fp_decode.h | 9 * 1. Redistributions of source code must retain the above copyright
74 jmp ([0f:w,%pc,%d0*4])
86 jmp ([0f:w,%pc,%d0*4])
116 jmp ([0f:w,%pc,%d0*4])
136 ext.w %d0
143 jne 1\@f
144 printf PDECODE,"d%d",1,%d0
147 1\@: printf PDECODE,"a%d",1,%d0
151 debug lea "'l'.w,%a0"
154 debug lea "'w'.w,%a0"
[all …]
|
| /linux/tools/lib/ |
| H A D | hweight.c | 12 unsigned int __sw_hweight32(unsigned int w) in __sw_hweight32() argument
15 w -= (w >> 1) & 0x55555555; in __sw_hweight32()
16 w = (w & 0x33333333) + ((w >> 2) & 0x33333333); in __sw_hweight32()
17 w = (w + (w >> 4)) & 0x0f0f0f0f; in __sw_hweight32()
18 return (w * 0x01010101) >> 24; in __sw_hweight32()
20 unsigned int res = w - ((w >> 1) & 0x55555555); in __sw_hweight32()
28 unsigned int __sw_hweight16(unsigned int w) in __sw_hweight16() argument
30 unsigned int res = w - ((w >> 1) & 0x5555); in __sw_hweight16()
36 unsigned int __sw_hweight8(unsigned int w) in __sw_hweight8() argument
38 unsigned int res = w - ((w >> 1) & 0x55); in __sw_hweight8()
[all …]
|
| /linux/arch/x86/crypto/ |
| H A D | sha1_ssse3_asm.S | 3 * This is a SIMD SHA-1 implementation. It requires the Intel(R) Supplemental
17 … http://software.intel.com/en-us/articles/improving-the-performance-of-the-secure-hash-algorithm-1/
62 /* we keep window of 64 w[i]+K pre-calculated values in a circular buffer */
67 * This macro implements the SHA-1 function's body for single 64-byte block
109 * This macro implements 80 rounds of SHA-1 for one 64-byte block
123 .set i, (i+1)
127 1:
188 jne 1b
250 * RR does two rounds of SHA-1 back to back with W[] pre-calc
251 * t1 = F(b, c, d); e += w(i)
[all …]
|
| H A D | sha512-ssse3-asm.S | 85 # WK_2(t) points to 1 of 2 qwords at frame.WK depending on t being odd/even
99 # W[t]+K[t] (stack frame)
126 add WK_2(idx), T1 # W[t] + K[t] from message scheduler
130 add h_64, T1 # T1 = CH(e,f,g) + W[t] + K[t] + h
132 add tmp0, T1 # T1 = CH(e,f,g) + W[t] + K[t] + S1(e)
152 # Compute rounds t-2 and t-1
153 # Compute message schedule QWORDS t and t+1
155 # Two rounds are computed based on the values for K[t-2]+W[t-2] and
156 # K[t-1]+W[t-1] which were previously stored at WK_2 by the message
158 # The two new schedule QWORDS are stored at [W_t(%%t)] and [W_t(%%t+1)].
[all …]
|
| H A D | sha512-avx-asm.S | 78 # W[t] + K[t] | W[t+1] + K[t+1]
87 # WK_2(t) points to 1 of 2 qwords at frame.WK depending on t being odd/even
101 # W[t]+K[t] (stack frame)
132 add WK_2(idx), T1 # W[t] + K[t] from message scheduler
136 add h_64, T1 # T1 = CH(e,f,g) + W[t] + K[t] + h
138 add tmp0, T1 # T1 = CH(e,f,g) + W[t] + K[t] + S1(e)
157 # Compute rounds t-2 and t-1
158 # Compute message schedule QWORDS t and t+1
160 # Two rounds are computed based on the values for K[t-2]+W[t-2] and
161 # K[t-1]+W[t-1] which were previously stored at WK_2 by the message
[all …]
|
| H A D | sha512-avx2-asm.S | 49 # This code schedules 1 blocks at a time, with 4 lanes per block
72 # 1st arg is %rdi, which is saved to the stack and accessed later via %r12
102 SRND_SIZE = 1*8
103 INP_SIZE = 1*8
104 INPEND_SIZE = 1*8
105 CTX_SIZE = 1*8
166 # Extract w[t-7]
167 MY_VPALIGNR YTMP0, Y_3, Y_2, 8 # YTMP0 = W[-7]
168 # Calculate w[t-16] + w[t-7]
169 vpaddq Y_0, YTMP0, YTMP0 # YTMP0 = W[-7] + W[-16]
[all …]
|
| /linux/lib/ |
| H A D | hweight.c | 13 unsigned int __sw_hweight32(unsigned int w) in __sw_hweight32() argument
16 w -= (w >> 1) & 0x55555555; in __sw_hweight32()
17 w = (w & 0x33333333) + ((w >> 2) & 0x33333333); in __sw_hweight32()
18 w = (w + (w >> 4)) & 0x0f0f0f0f; in __sw_hweight32()
19 return (w * 0x01010101) >> 24; in __sw_hweight32()
21 unsigned int res = w - ((w >> 1) & 0x55555555); in __sw_hweight32()
30 unsigned int __sw_hweight16(unsigned int w) in __sw_hweight16() argument
32 unsigned int res = w - ((w >> 1) & 0x5555); in __sw_hweight16()
39 unsigned int __sw_hweight8(unsigned int w) in __sw_hweight8() argument
41 unsigned int res = w - ((w >> 1) & 0x55); in __sw_hweight8()
[all …]
|
| /linux/drivers/scsi/ |
| H A D | nsp32.h | 33 MODEL_KME = 1,
65 # define TRUE 1
70 #define ASSERT 1
81 #define IRQ_CONTROL 0x00 /* BASE+00, W, W */
82 #define IRQ_STATUS 0x00 /* BASE+00, W, R */
84 # define IRQSTATUS_LATCHED_IO BIT(1)
112 #define TRANSFER_CONTROL 0x02 /* BASE+02, W, W */
113 #define TRANSFER_STATUS 0x02 /* BASE+02, W, R */
115 # define CB_IO_MODE BIT(1)
130 #define INDEX_REG 0x04 /* BASE+04, Byte(R/W), Word(R) */
[all …]
|
| /linux/drivers/video/fbdev/omap/ |
| H A D | lcd_dma.c | 42 return 1; in omap_lcd_dma_running()
47 return 1; in omap_lcd_dma_running()
137 u16 w; in set_b1_regs() local
145 es = 1; in set_b1_regs()
159 xscale = lcd_dma.xscale ? lcd_dma.xscale : 1; in set_b1_regs()
160 yscale = lcd_dma.yscale ? lcd_dma.yscale : 1; in set_b1_regs()
165 #define PIXSTEP(sx, sy, dx, dy) (PIXADDR(dx, dy) - PIXADDR(sx, sy) - es + 1) in set_b1_regs()
171 bottom = PIXADDR(lcd_dma.xres - 1, lcd_dma.yres - 1); in set_b1_regs()
177 ei = PIXSTEP(0, 0, 1, 0); in set_b1_regs()
178 fi = PIXSTEP(lcd_dma.xres - 1, 0, 0, 1); in set_b1_regs()
[all …]
|
| /linux/sound/soc/ |
| H A D | soc-dapm.c | 70 [snd_soc_dapm_pre] = 1,
111 [snd_soc_dapm_pre] = 1,
184 static bool dapm_dirty_widget(struct snd_soc_dapm_widget *w) in dapm_dirty_widget() argument
186 return !list_empty(&w->dirty); in dapm_dirty_widget()
189 static void dapm_mark_dirty(struct snd_soc_dapm_widget *w, const char *reason) in dapm_mark_dirty() argument
191 dapm_assert_locked(w->dapm); in dapm_mark_dirty()
193 if (!dapm_dirty_widget(w)) { in dapm_mark_dirty()
194 dev_vdbg(w->dapm->dev, "Marking %s dirty due to %s\n", in dapm_mark_dirty()
195 w->name, reason); in dapm_mark_dirty()
196 list_add_tail(&w->dirty, &w->dapm->card->dapm_dirty); in dapm_mark_dirty()
[all …]
|
| /linux/tools/bpf/bpftool/bash-completion/ |
| H A D | bpftool | 12 local w idx found
13 for w in $*; do
15 for (( idx=3; idx < ${#words[@]}-1; idx++ )); do
16 if [[ $w == ${words[idx]} ]]; then
17 found=1
22 COMPREPLY+=( $( compgen -W "$w" -- "$cur" ) )
27 # command line, return 0. Otherwise, return 1.
30 local w idx
31 for w i
[all...] |
| /linux/net/ipv4/ |
| H A D | tcp_westwood.c | 63 struct westwood *w = inet_csk_ca(sk); in tcp_westwood_init() local
65 w->bk = 0; in tcp_westwood_init()
66 w->bw_ns_est = 0; in tcp_westwood_init()
67 w->bw_est = 0; in tcp_westwood_init()
68 w->accounted = 0; in tcp_westwood_init()
69 w->cumul_ack = 0; in tcp_westwood_init()
70 w->reset_rtt_min = 1; in tcp_westwood_init()
71 w->rtt_min = w->rtt = TCP_WESTWOOD_INIT_RTT; in tcp_westwood_init()
72 w->rtt_win_sx = tcp_jiffies32; in tcp_westwood_init()
73 w->snd_una = tcp_sk(sk)->snd_una; in tcp_westwood_init()
[all …]
|
| /linux/drivers/media/platform/ti/omap/ |
| H A D | omap_voutlib.c | 50 crop->width &= ~1; in omap_vout_default_crop()
51 crop->height &= ~1; in omap_vout_default_crop()
52 crop->left = ((pix->width - crop->width) >> 1) & ~1; in omap_vout_default_crop()
53 crop->top = ((pix->height - crop->height) >> 1) & ~1; in omap_vout_default_crop()
69 try_win = new_win->w; in omap_vout_try_window()
90 try_win.width &= ~1; in omap_vout_try_window()
91 try_win.height &= ~1; in omap_vout_try_window()
97 new_win->w = try_win; in omap_vout_try_window()
126 win->w = new_win->w; in omap_vout_new_window()
132 /* For 24xx limit is 8x to 1/2x scaling. */ in omap_vout_new_window()
[all …]
|
| /linux/arch/powerpc/crypto/ |
| H A D | sha1-powerpc-asm.S | 3 * SHA-1 implementation for PowerPC.
23 * iteration; T on iteration t is A on iteration t+1, and so on.
30 #define RD(t) ((((t)+1)%6)+7)
33 /* We use registers 16 - 31 for the W values */
34 #define W(t) (((t)%16)+16) macro
37 LWZ(W(t),(t)*4,r4)
46 add r14,r0,W(t); \
47 LWZ(W((t)+4),((t)+4)*4,r4); \
58 xor r5,W((t)+4-3),W((t)+4-8); \
60 xor W((t)+4),W((t)+4-16),W((t)+4-14); \
[all …]
|
| H A D | sha1-spe-asm.S | 3 * Fast SHA-1 implementation for SPE instruction set (PPC)
107 LOAD_DATA(w0, off) /* 1: W */ \
108 and rT2,b,c; /* 1: F' = B and C */ \
109 LOAD_K##k##1 \
110 andc rT1,d,b; /* 1: F" = ~B and D */ \
111 rotrwi rT0,a,27; /* 1: A' = A rotl 5 */ \
112 or rT2,rT2,rT1; /* 1: F = F' or F" */ \
113 add e,e,rT0; /* 1: E = E + A' */ \
114 rotrwi b,b,2; /* 1: B = B rotl 30 */ \
115 add e,e,w0; /* 1: E = E + W */ \
[all …]
|
| /linux/crypto/ |
| H A D | aegis128-neon-inner.c | 45 vst1q_u8(state + 16, st.v[1]); in aegis128_save_state_neon()
52 uint8x16_t aegis_aes_round(uint8x16_t w) in aegis_aes_round() argument
57 if (!__builtin_expect(aegis128_have_aes_insn, 1)) { in aegis_aes_round()
69 w = vqtbl1q_u8(w, vld1q_u8(shift_rows)); in aegis_aes_round()
73 v = vqtbl4q_u8(vld1q_u8_x4(crypto_aes_sbox), w); in aegis_aes_round()
74 v = vqtbx4q_u8(v, vld1q_u8_x4(crypto_aes_sbox + 0x40), w - 0x40); in aegis_aes_round()
75 v = vqtbx4q_u8(v, vld1q_u8_x4(crypto_aes_sbox + 0x80), w - 0x80); in aegis_aes_round()
76 v = vqtbx4q_u8(v, vld1q_u8_x4(crypto_aes_sbox + 0xc0), w - 0xc0); in aegis_aes_round()
78 asm("tbl %0.16b, {v16.16b-v19.16b}, %1.16b" : "=w"(v) : "w"(w)); in aegis_aes_round()
79 w -= 0x40; in aegis_aes_round()
[all …]
|
| /linux/drivers/media/platform/samsung/s5p-g2d/ |
| H A D | g2d-hw.c | 14 #define w(x, a) writel((x), d->regs + (a)) macro
20 w(1, SOFT_RESET_REG); in g2d_reset()
27 w(0, SRC_SELECT_REG); in g2d_set_src_size()
28 w(f->stride & 0xFFFF, SRC_STRIDE_REG); in g2d_set_src_size()
33 w(n, SRC_LEFT_TOP_REG); in g2d_set_src_size()
38 w(n, SRC_RIGHT_BOTTOM_REG); in g2d_set_src_size()
40 w(f->fmt->hw, SRC_COLOR_MODE_REG); in g2d_set_src_size()
45 w(a, SRC_BASE_ADDR_REG); in g2d_set_src_addr()
52 w(0, DST_SELECT_REG); in g2d_set_dst_size()
53 w(f->stride & 0xFFFF, DST_STRIDE_REG); in g2d_set_dst_size()
[all …]
|
| /linux/lib/crypto/mpi/ |
| H A D | mpi-sub-ui.c | 37 int mpi_sub_ui(MPI w, MPI u, unsigned long vval) in mpi_sub_ui() argument
40 if (mpi_resize(w, 1) < 0) in mpi_sub_ui()
42 w->d[0] = vval; in mpi_sub_ui()
43 w->nlimbs = (vval != 0); in mpi_sub_ui()
44 w->sign = (vval != 0); in mpi_sub_ui()
48 /* If not space for W (and possible carry), increase space. */ in mpi_sub_ui()
49 if (mpi_resize(w, u->nlimbs + 1)) in mpi_sub_ui()
55 cy = mpihelp_add_1(w->d, u->d, u->nlimbs, (mpi_limb_t) vval); in mpi_sub_ui()
56 w->d[u->nlimbs] = cy; in mpi_sub_ui()
57 w->nlimbs = u->nlimbs + cy; in mpi_sub_ui()
[all …]
|
| /linux/include/linux/ |
| H A D | ww_mutex.h | 82 struct ww_class classname = __WW_CLASS_INITIALIZER(classname, 1)
88 * ww_mutex_init - initialize the w/w mutex
90 * @ww_class: the w/w class the mutex should belong to
92 * Initialize the w/w mutex to unlocked state and associate it with the given
93 * class. Static define macro for w/w mutex is not provided and this function
94 * is the only way to properly initialize the w/w mutex.
109 * ww_acquire_init - initialize a w/w acquire context
110 * @ctx: w/w acquire context to initialize
111 * @ww_class: w/w class of the context
113 * Initializes an context to acquire multiple mutexes of the given w/w class.
[all …]
|
| /linux/drivers/comedi/drivers/ |
| H A D | ni_labpc_regs.h | 12 #define STAT1_REG 0x00 /* R: Status 1 reg */
14 #define STAT1_OVERRUN BIT(1)
19 #define CMD1_REG 0x00 /* W: Command 1 reg */
24 #define CMD2_REG 0x01 /* W: Command 2 reg */
26 #define CMD2_HWTRIG BIT(1)
32 #define CMD3_REG 0x02 /* W: Command 3 reg */
34 #define CMD3_DIOINTEN BIT(1)
39 #define ADC_START_CONVERT_REG 0x03 /* W: Start Convert reg */
40 #define DAC_LSB_REG(x) (0x04 + 2 * (x)) /* W: DAC0/1 LSB reg */
41 #define DAC_MSB_REG(x) (0x05 + 2 * (x)) /* W: DAC0/1 MSB reg */
[all …]
|