/linux/arch/parisc/lib/ |
H A D | lusercopy.S | 41 1: stbs,ma %r0,1(%sr3,%r26) 69 * conditions. In the optimal case, we copy by loops that copy 32- or 16-bytes 114 /* short copy with less than 16 bytes? */ 131 20: ldb,ma 1(srcspc,src),t1 132 21: stb,ma t1,1(dstspc,dst) 146 ldo 16(src),src 147 12: std,ma t1,8(dstspc,dst) 148 13: std,ma t2,8(dstspc,dst) 151 ldo 16(src),src 152 16: std,ma t1,8(dstspc,dst) [all …]
|
/linux/arch/parisc/include/asm/ |
H A D | checksum.h | 33 " ldws,ma 4(%1), %0\n" in ip_fast_csum() 39 " ldws,ma 12(%1), %3\n" in ip_fast_csum() 42 "1: ldws,ma 4(%1), %3\n" in ip_fast_csum() 46 " extru %0, 31, 16, %4\n" in ip_fast_csum() 47 " extru %0, 15, 16, %5\n" in ip_fast_csum() 49 " extru %0, 15, 16, %5\n" in ip_fast_csum() 66 /* add the swapped two 16-bit halves of sum, in csum_fold() 67 a possible carry from adding the two 16-bit halves, in csum_fold() 70 sum += (sum << 16) + (sum >> 16); in csum_fold() 71 return (__force __sum16)(~sum >> 16); in csum_fold() [all …]
|
H A D | assembly.h | 13 #define RP_OFFSET 16 63 #define STREGM std,ma 278 fstd,ma %fr0, 8(\regs) 279 fstd,ma %fr1, 8(\regs) 280 fstd,ma %fr2, 8(\regs) 281 fstd,ma %fr3, 8(\regs) 282 fstd,ma %fr4, 8(\regs) 283 fstd,ma %fr5, 8(\regs) 284 fstd,ma %fr6, 8(\regs) 285 fstd,ma %fr7, 8(\regs) [all …]
|
/linux/arch/riscv/crypto/ |
H A D | aes-riscv64-zvkned-zvbb-zvkg.S | 92 vsetivli zero, 4, e32, m1, ta, ma 97 li t0, 16 109 vsetvli VL, LEN32, e32, m4, ta, ma 113 vsetvli zero, t0, e32, m1, ta, ma 119 vsetvli zero, t0, e64, m2, ta, ma 123 vsetvli zero, t1, e32, m2, ta, ma 131 vsetvli zero, LEN32, e32, m4, ta, ma 143 vsetivli zero, 2, e64, m1, ta, ma 145 vsetivli zero, 1, e64, m1, tu, ma 148 vsetvli zero, LEN32, e32, m4, ta, ma [all …]
|
H A D | aes-riscv64-zvkned.S | 76 // const u8 in[16], u8 out[16]); 90 vsetvli t1, t0, e32, m8, ta, ma 115 // |len| must be nonzero and a multiple of 16 (AES_BLOCK_SIZE). 132 addi INP, INP, 16 133 addi OUTP, OUTP, 16 134 addi LEN, LEN, -16 145 vsetvli t0, LEN, e32, m4, ta, ma 160 vsetivli zero, 4, e32, m1, ta, ma 166 // const u8 *in, u8 *out, size_t len, u8 iv[16]); 168 // |len| must be nonzero and a multiple of 16 (AES_BLOCK_SIZE). [all …]
|
H A D | sha256-riscv64-zvknha_or_zvknhb-zvkb.S | 114 vsetivli zero, 4, e32, m1, ta, ma 117 addi t0, t0, 16 119 addi t0, t0, 16 121 addi t0, t0, 16 123 addi t0, t0, 16 125 addi t0, t0, 16 127 addi t0, t0, 16 129 addi t0, t0, 16 131 addi t0, t0, 16 133 addi t0, t0, 16 [all …]
|
/linux/drivers/gpu/drm/vc4/ |
H A D | vc4_hdmi_phy.c | 28 #define VC4_HDMI_TX_PHY_CTL_0_PREEMP_1_MAINDRV_SHIFT 16 29 #define VC4_HDMI_TX_PHY_CTL_0_PREEMP_1_MAINDRV_MASK VC4_MASK(20, 16) 48 #define VC4_HDMI_TX_PHY_CTL_2_VCO_GAIN_SHIFT 16 49 #define VC4_HDMI_TX_PHY_CTL_2_VCO_GAIN_MASK VC4_MASK(19, 16) 62 #define VC4_HDMI_TX_PHY_CTL_3_RZ_MASK VC4_MASK(16, 12) 83 #define VC4_HDMI_TX_PHY_PLL_CTL_1_CPP_SHIFT 16 84 #define VC4_HDMI_TX_PHY_PLL_CTL_1_CPP_MASK VC4_MASK(27, 16) 112 #define VC4_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4_STABLE_THRESHOLD_MASK VC4_MASK(31, 16) 113 #define VC4_HDMI_TX_PHY_PLL_CALIBRATION_CONFIG_4_STABLE_THRESHOLD_SHIFT 16 156 #define VC6_HDMI_TX_PHY_HDMI_CTRL_CHX_INT_CURRENT_SRC_EN_MASK VC4_MASK(16, 16) [all …]
|
/linux/kernel/bpf/ |
H A D | memalloc.c | 20 * 16 32 64 96 128 196 256 512 1024 2048 4096 23 * 16 32 64 96 128 196 256 512 1024 2048 4096 43 3, /* 16 */ 126 static const u16 sizes[NUM_CACHES] = {96, 192, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096}; 457 * 64*16 + 64*32 + 64*64 + 64*96 + 64*128 + 64*196 + 64*256 + 32*512 + 16*1024 + 8*2048 + 4*4096 509 int bpf_mem_alloc_init(struct bpf_mem_alloc *ma, int size, bool percpu) in bpf_mem_alloc_init() argument 522 ma->percpu = percpu; in bpf_mem_alloc_init() 537 ma->objcg = objcg; in bpf_mem_alloc_init() 548 ma->cache = pc; in bpf_mem_alloc_init() 558 ma->objcg = objcg; in bpf_mem_alloc_init() [all …]
|
/linux/include/linux/usb/ |
H A D | pd.h | 30 PD_CTRL_NOT_SUPP = 16, 55 /* 16-31 Reserved */ 237 #define PDO_FIXED_CURR_SHIFT 0 /* 10mA units */ 240 #define PDO_FIXED_CURR(ma) ((((ma) / 10) & PDO_CURR_MASK) << PDO_FIXED_CURR_SHIFT) 242 #define PDO_FIXED(mv, ma, flags) \ 244 PDO_FIXED_VOLT(mv) | PDO_FIXED_CURR(ma)) 262 #define PDO_VAR_MAX_CURR_SHIFT 0 /* 10mA units */ argument 266 #define PDO_VAR_MAX_CURR(ma) ((((ma) / 1 236 PDO_FIXED_CURR(ma) global() argument 238 PDO_FIXED(mv,ma,flags) global() argument 288 PDO_PPS_APDO_MAX_CURR(ma) global() argument 365 PDO_FIXED_OP_CURR(ma) global() argument 366 PDO_FIXED_MAX_CURR(ma) global() argument 393 PDO_PROG_OP_CURR(ma) global() argument [all...] |
H A D | musb.h | 59 const char name[16]; 90 /* (HOST or OTG) mA/2 power supplied on (default = 8mA) */ 93 /* (PERIPHERAL) mA/2 max power consumed (default = 100mA) */
|
/linux/Documentation/leds/ |
H A D | leds-lm3556.rst | 21 In Flash Mode, the LED current source(LED) provides 16 target current levels 22 from 93.75 mA to 1500 mA.The Flash currents are adjusted via the CURRENT 37 93.75 mA:: 43 1500 mA:: 45 #echo 16 > /sys/class/leds/flash/brightness 64 46.88 mA:: 70 375 mA:: 107 5.86 mA:: 113 46.875mA::
|
/linux/drivers/rtc/ |
H A D | rtc-sunplus.c | 23 #define TIMER_FREEZE_MASK_BIT BIT(5 + 16) 25 #define DIS_SYS_RST_RTC_MASK_BIT BIT(4 + 16) 27 #define RTC32K_MODE_RESET_MASK_BIT BIT(3 + 16) 29 #define ALARM_EN_OVERDUE_MASK_BIT BIT(2 + 16) 31 #define ALARM_EN_PMC_MASK_BIT BIT(1 + 16) 33 #define ALARM_EN_MASK_BIT BIT(0 + 16) 42 #define BAT_CHARGE_RSEL_MASK_BIT GENMASK(3 + 16, 2 + 16) 48 #define BAT_CHARGE_DSEL_MASK_BIT BIT(1 + 16) 52 #define BAT_CHARGE_EN_MASK_BIT BIT(0 + 16) 170 * 0 0 1 0.86mA (2K Ohm with diode) [all …]
|
/linux/Documentation/devicetree/bindings/power/supply/ |
H A D | ti,lp8727.yaml | 45 0 = 5%, 1 = 10%, 2 = 16%, 3 = 20%, 4 = 25%, 5 = 33%, 6 = 50% 53 0 = 90mA, 1 = 100mA, 2 = 400mA, 3 = 450mA, 4 = 500mA, 5 = 600mA, 54 6 = 700mA, 7 = 800mA, 8 = 900mA, 9 = 1000mA 76 /* AC charger: 5% EOC and 500mA charging current */ 83 /* USB charger: 10% EOC and 400mA charging current */
|
H A D | bq24735.yaml | 39 This value must be between 128mA and 8.128A with a 64mA step resolution. 40 The POR value is 0x0000h. This number is in mA (e.g. 8192). 47 This value must be between 1.024V and 19.2V with a 16mV step resolution. 55 This value must be between 128mA and 8.064A with a 128mA step resolution. 56 The POR value is 0x1000h. This number is in mA (e.g. 8064).
|
/linux/Documentation/devicetree/bindings/iio/dac/ |
H A D | adi,ad5755.yaml | 86 4: 4 mA to 20 mA current range. 87 5: 0 mA to 20 mA current range. 88 6: 0 mA to 24 mA current range. 108 - enum: [64000, 32000, 16000, 8000, 4000, 2000, 1000, 500, 250, 125, 64, 32, 16, 8, 4, 0] 109 - enum: [1, 2, 4, 16, 32, 64, 128, 256]
|
/linux/drivers/pinctrl/uniphier/ |
H A D | pinctrl-uniphier.h | 60 UNIPHIER_PIN_DRV_1BIT, /* 2 level control: 4/8 mA */ 61 UNIPHIER_PIN_DRV_2BIT, /* 4 level control: 8/12/16/20 mA */ 62 UNIPHIER_PIN_DRV_3BIT, /* 8 level control: 4/5/7/9/11/12/14/16 mA */ 63 UNIPHIER_PIN_DRV_FIXED4, /* fixed to 4mA */ 64 UNIPHIER_PIN_DRV_FIXED5, /* fixed to 5mA */ 65 UNIPHIER_PIN_DRV_FIXED8, /* fixed to 8mA */
|
/linux/arch/x86/boot/compressed/ |
H A D | acpi.c | 147 /* Search upper memory: 16-byte boundaries in E0000h-FFFFFh */ in bios_get_rsdp_addr() 174 * Max length of 64-bit hex address string is 19, prefix "0x" + 16 hex 191 if (boot_kstrtoul(val, 16, &addr)) in get_cmdline_acpi_rsdp() 299 struct acpi_srat_mem_affinity *ma; in count_immovable_mem_regions() local 301 ma = (struct acpi_srat_mem_affinity *)sub_table; in count_immovable_mem_regions() 302 if (!(ma->flags & ACPI_SRAT_MEM_HOT_PLUGGABLE) && ma->length) { in count_immovable_mem_regions() 303 immovable_mem[num].start = ma->base_address; in count_immovable_mem_regions() 304 immovable_mem[num].size = ma->length; in count_immovable_mem_regions()
|
/linux/include/dt-bindings/usb/ |
H A D | pd.h | 27 #define PDO_FIXED_CURR_SHIFT 0 /* 10mA units */ 30 #define PDO_FIXED_CURR(ma) ((((ma) / 10) & PDO_CURR_MASK) << PDO_FIXED_CURR_SHIFT) argument 32 #define PDO_FIXED(mv, ma, flags) \ argument 34 PDO_FIXED_VOLT(mv) | PDO_FIXED_CURR(ma)) 52 #define PDO_VAR_MAX_CURR_SHIFT 0 /* 10mA units */ 56 #define PDO_VAR_MAX_CURR(ma) ((((ma) / 10) & PDO_CURR_MASK) << PDO_VAR_MAX_CURR_SHIFT) argument 71 #define PDO_PPS_APDO_MAX_CURR_SHIFT 0 /* 50mA units */ 80 #define PDO_PPS_APDO_MAX_CURR(ma) \ argument 81 ((((ma) / 50) & PDO_PPS_APDO_CURR_MASK) << PDO_PPS_APDO_MAX_CURR_SHIFT) 106 * <20:16> :: Reserved, Shall be set to zero [all …]
|
/linux/Documentation/arch/arm/pxa/ |
H A D | mfp.rst | 105 /* LCD - 16bpp Active TFT */ 160 31 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 179 0b000 - fast 1mA 180 0b001 - fast 2mA 181 0b002 - fast 3mA 182 0b003 - fast 4mA 183 0b004 - slow 6mA 184 0b005 - fast 6mA 185 0b006 - slow 10mA 186 0b007 - fast 10mA [all …]
|
/linux/Documentation/hwmon/ |
H A D | ina3221.rst | 33 curr[123]_input Current(mA) measurement channels 35 curr[123]_crit Critical alert current(mA) setting, activates the 39 curr[123]_max Warning alert current(mA) setting, activates the 46 curr4_input Sum of current(mA) measurement channels, 49 curr4_crit Critical alert current(mA) setting for sum of current 60 1, 4, 16, 64, 128, 256, 512, 1024
|
/linux/Documentation/devicetree/bindings/pinctrl/ |
H A D | mediatek,mt8183-pinctrl.yaml | 111 enum: [2, 4, 6, 8, 10, 12, 14, 16] 122 2/4/6/8/10/12/14/16mA driving. But in specific driving setup, they 123 can support 0.125/0.25/0.5/1mA adjustment. If we enable specific 126 When E1=0/E0=0, the strength is 0.125mA. 127 When E1=0/E0=1, the strength is 0.25mA. 128 When E1=1/E0=0, the strength is 0.5mA. 129 When E1=1/E0=1, the strength is 1mA.
|
H A D | mediatek,mt8365-pinctrl.yaml | 103 enum: [2, 4, 6, 8, 10, 12, 14, 16] 126 2/4/6/8/10/12/14/16mA driving. But in specific driving setup, they 127 can support 0.125/0.25/0.5/1mA adjustment. If we enable specific 130 When E1=0/E0=0, the strength is 0.125mA. 131 When E1=0/E0=1, the strength is 0.25mA. 132 When E1=1/E0=0, the strength is 0.5mA. 133 When E1=1/E0=1, the strength is 1mA.
|
/linux/drivers/phy/mediatek/ |
H A D | phy-mtk-hdmi-mt8195.c | 315 * data channel bias 24mA, clock channel bias 20mA in mtk_hdmi_pll_drv_setting() 318 * data channel 20mA, clock channel 16mA in mtk_hdmi_pll_drv_setting() 320 * data channel & clock channel bias 10mA in mtk_hdmi_pll_drv_setting() 325 data_channel_bias = 0x3c; /* 24mA */ in mtk_hdmi_pll_drv_setting() 326 clk_channel_bias = 0x34; /* 20mA */ in mtk_hdmi_pll_drv_setting() 330 data_channel_bias = 0x34; /* 20mA */ in mtk_hdmi_pll_drv_setting() 331 clk_channel_bias = 0x2c; /* 16m in mtk_hdmi_pll_drv_setting() [all...] |
/linux/drivers/net/ethernet/chelsio/cxgb/ |
H A D | pm3393.c | 424 ((u64)(val1 & 0xffff) << 16) | \ 448 ro = ((u64)val0 & 0xffff) | (((u64)val1 & 0xffff) << 16) | in pm3393_update_statistics() 490 static int pm3393_macaddress_set(struct cmac *cmac, const u8 ma[6]) in pm3393_macaddress_set() 497 * ma[5] = 0x09 in pm3393_macaddress_set() 498 * ma[4] = 0x13 in pm3393_macaddress_set() 499 * ma[3] = 0x00 in pm3393_macaddress_set() 500 * ma[2] = 0x43 in pm3393_macaddress_set() 501 * ma[1] = 0x07 in pm3393_macaddress_set() 502 * ma[0] = 0x00 in pm3393_macaddress_set() 507 * low_bits[15:0] = ma[1]:ma[0] in pm3393_macaddress_set() [all …]
|
/linux/Documentation/usb/ |
H A D | acm.rst | 2 Linux ACM driver v0.16 23 Temple Place, Suite 330, Boston, MA 02111-1307 USA 80 C:* #Ifs= 1 Cfg#= 1 Atr=40 MxPwr= 0mA 89 C: #Ifs= 1 Cfg#= 1 Atr=60 MxPwr= 0mA 93 E: Ad=81(I) Atr=03(Int.) MxPS= 16 Ivl=128ms 94 C:* #Ifs= 2 Cfg#= 2 Atr=60 MxPwr= 0mA 96 E: Ad=81(I) Atr=03(Int.) MxPS= 16 Ivl=128ms
|