Home
last modified time | relevance | path

Searched +full:0 +full:xf100 (Results 1 – 25 of 29) sorted by relevance

12

/linux/arch/arm/boot/dts/socionext/
H A Dmilbeaut-m10v.dtsi15 #size-cells = <0>;
20 reg = <0xf00>;
25 reg = <0xf01>;
30 reg = <0xf02>;
35 reg = <0xf03>;
64 reg = <0x1d001000 0x1000>,
65 <0x1d002000 0x1000>; /* CPU I/f base and size */
71 reg = <0x1d021000 0x1000>;
77 reg = <0x1e000050 0x20>;
78 interrupts = <0 91 4>;
[all …]
/linux/sound/soc/codecs/
H A Drt712-sdca-sdw.h16 …{ SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT712_SDCA_ENT_CS01, RT712_SDCA_CTL_SAMPLE_FREQ_INDEX, 0), 0x0…
17 …{ SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT712_SDCA_ENT_CS11, RT712_SDCA_CTL_SAMPLE_FREQ_INDEX, 0), 0x0…
18 …{ SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT712_SDCA_ENT_USER_FU05, RT712_SDCA_CTL_FU_MUTE, CH_01), 0x01…
19 …{ SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT712_SDCA_ENT_USER_FU05, RT712_SDCA_CTL_FU_MUTE, CH_02), 0x01…
20 …{ SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT712_SDCA_ENT_USER_FU0F, RT712_SDCA_CTL_FU_MUTE, CH_01), 0x01…
21 …{ SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT712_SDCA_ENT_USER_FU0F, RT712_SDCA_CTL_FU_MUTE, CH_02), 0x01…
22 …{ SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT712_SDCA_ENT_PDE40, RT712_SDCA_CTL_REQ_POWER_STATE, 0), 0x03…
23 …{ SDW_SDCA_CTL(FUNC_NUM_JACK_CODEC, RT712_SDCA_ENT_PDE12, RT712_SDCA_CTL_REQ_POWER_STATE, 0), 0x03…
24 …{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_CS1C, RT712_SDCA_CTL_SAMPLE_FREQ_INDEX, 0), 0x09…
25 …{ SDW_SDCA_CTL(FUNC_NUM_MIC_ARRAY, RT712_SDCA_ENT_USER_FU1E, RT712_SDCA_CTL_FU_MUTE, CH_01), 0x01 …
[all …]
H A Dmsm8916-wcd-analog.c19 #define CDC_D_REVISION1 (0xf000)
20 #define CDC_D_PERPH_SUBTYPE (0xf005)
21 #define CDC_D_INT_EN_SET (0xf015)
22 #define CDC_D_INT_EN_CLR (0xf016)
27 #define CDC_D_CDC_RST_CTL (0xf046)
29 #define RST_CTL_DIG_SW_RST_N_RESET 0
32 #define CDC_D_CDC_TOP_CLK_CTL (0xf048)
37 #define CDC_D_CDC_ANA_CLK_CTL (0xf049)
38 #define ANA_CLK_CTL_EAR_HPHR_CLK_EN_MASK BIT(0)
39 #define ANA_CLK_CTL_EAR_HPHR_CLK_EN BIT(0)
[all …]
H A Dwm5110.c49 { .type = WMFW_ADSP2_PM, .base = 0x100000 },
50 { .type = WMFW_ADSP2_ZM, .base = 0x180000 },
51 { .type = WMFW_ADSP2_XM, .base = 0x190000 },
52 { .type = WMFW_ADSP2_YM, .base = 0x1a8000 },
56 { .type = WMFW_ADSP2_PM, .base = 0x200000 },
57 { .type = WMFW_ADSP2_ZM, .base = 0x280000 },
58 { .type = WMFW_ADSP2_XM, .base = 0x290000 },
59 { .type = WMFW_ADSP2_YM, .base = 0x2a8000 },
63 { .type = WMFW_ADSP2_PM, .base = 0x300000 },
64 { .type = WMFW_ADSP2_ZM, .base = 0x380000 },
[all …]
/linux/arch/powerpc/boot/dts/fsl/
H A Dmpc8544ds.dtsi36 nor@0,0 {
40 reg = <0x0 0x0 0x800000>;
44 partition@0 {
45 reg = <0x0 0x10000>;
50 reg = <0x20000 0x30000>;
56 reg = <0x200000 0x200000>;
62 reg = <0x400000 0x380000>;
67 reg = <0x780000 0x80000>;
82 phy0: ethernet-phy@0 {
83 interrupts = <10 1 0 0>;
[all …]
H A Dp2020ds.dtsi36 nor@0,0 {
40 reg = <0x0 0x0 0x8000000>;
44 ramdisk@0 {
45 reg = <0x0 0x03000000>;
50 reg = <0x03000000 0x00e00000>;
55 reg = <0x03e00000 0x00200000>;
60 reg = <0x04000000 0x00400000>;
65 reg = <0x04400000 0x03b00000>;
69 reg = <0x07f00000 0x00080000>;
74 reg = <0x07f80000 0x00080000>;
[all …]
H A Dmpc8572ds.dtsi36 nor@0,0 {
40 reg = <0x0 0x0 0x8000000>;
44 partition@0 {
45 reg = <0x0 0x03000000>;
50 reg = <0x03000000 0x00e00000>;
56 reg = <0x03e00000 0x00200000>;
62 reg = <0x04000000 0x00400000>;
67 reg = <0x04400000 0x03b00000>;
72 reg = <0x07f00000 0x00060000>;
77 reg = <0x07f60000 0x00020000>;
[all …]
/linux/drivers/dma/ti/
H A Dk3-psil-j7200.c64 PSIL_PDMA_MCASP(0x4400),
65 PSIL_PDMA_MCASP(0x4401),
66 PSIL_PDMA_MCASP(0x4402),
68 PSIL_PDMA_XY_PKT(0x4600),
69 PSIL_PDMA_XY_PKT(0x4601),
70 PSIL_PDMA_XY_PKT(0x4602),
71 PSIL_PDMA_XY_PKT(0x4603),
72 PSIL_PDMA_XY_PKT(0x4604),
73 PSIL_PDMA_XY_PKT(0x4605),
74 PSIL_PDMA_XY_PKT(0x4606),
[all …]
H A Dk3-psil-j784s4.c71 PSIL_PDMA_MCASP(0x4400),
72 PSIL_PDMA_MCASP(0x4401),
73 PSIL_PDMA_MCASP(0x4402),
74 PSIL_PDMA_MCASP(0x4403),
75 PSIL_PDMA_MCASP(0x4404),
77 PSIL_PDMA_XY_PKT(0x4600),
78 PSIL_PDMA_XY_PKT(0x4601),
79 PSIL_PDMA_XY_PKT(0x4602),
80 PSIL_PDMA_XY_PKT(0x4603),
81 PSIL_PDMA_XY_PKT(0x4604),
[all …]
H A Dk3-psil-j721e.c72 PSIL_SA2UL(0x4000, 0),
73 PSIL_SA2UL(0x4001, 0),
74 PSIL_SA2UL(0x4002, 0),
75 PSIL_SA2UL(0x4003, 0),
77 PSIL_ETHERNET(0x4100),
78 PSIL_ETHERNET(0x4101),
79 PSIL_ETHERNET(0x4102),
80 PSIL_ETHERNET(0x4103),
82 PSIL_ETHERNET(0x4200),
83 PSIL_ETHERNET(0x4201),
[all …]
/linux/include/linux/mtd/
H A Donenand_regs.h20 #define ONENAND_BOOTRAM ONENAND_MEMORY_MAP(0x0000)
21 #define ONENAND_DATARAM ONENAND_MEMORY_MAP(0x0200)
22 #define ONENAND_SPARERAM ONENAND_MEMORY_MAP(0x8010)
27 #define ONENAND_REG_MANUFACTURER_ID ONENAND_MEMORY_MAP(0xF000)
28 #define ONENAND_REG_DEVICE_ID ONENAND_MEMORY_MAP(0xF001)
29 #define ONENAND_REG_VERSION_ID ONENAND_MEMORY_MAP(0xF002)
30 #define ONENAND_REG_DATA_BUFFER_SIZE ONENAND_MEMORY_MAP(0xF003)
31 #define ONENAND_REG_BOOT_BUFFER_SIZE ONENAND_MEMORY_MAP(0xF004)
32 #define ONENAND_REG_NUM_BUFFERS ONENAND_MEMORY_MAP(0xF005)
33 #define ONENAND_REG_TECHNOLOGY ONENAND_MEMORY_MAP(0xF006)
[all …]
/linux/drivers/tty/vt/
H A Ddefkeymap.c_shipped10 0xf200, 0xf01b, 0xf031, 0xf032, 0xf033, 0xf034, 0xf035, 0xf036,
11 0xf037, 0xf038, 0xf039, 0xf030, 0xf02d, 0xf03d, 0xf07f, 0xf009,
12 0xfb71, 0xfb77, 0xfb65, 0xfb72, 0xfb74, 0xfb79, 0xfb75, 0xfb69,
13 0xfb6f, 0xfb70, 0xf05b, 0xf05d, 0xf201, 0xf702, 0xfb61, 0xfb73,
14 0xfb64, 0xfb66, 0xfb67, 0xfb68, 0xfb6a, 0xfb6b, 0xfb6c, 0xf03b,
15 0xf027, 0xf060, 0xf700, 0xf05c, 0xfb7a, 0xfb78, 0xfb63, 0xfb76,
16 0xfb62, 0xfb6e, 0xfb6d, 0xf02c, 0xf02e, 0xf02f, 0xf700, 0xf30c,
17 0xf703, 0xf020, 0xf207, 0xf100, 0xf101, 0xf102, 0xf103, 0xf104,
18 0xf105, 0xf106, 0xf107, 0xf108, 0xf109, 0xf208, 0xf209, 0xf307,
19 0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301,
[all …]
/linux/drivers/usb/serial/
H A Dvisor.h17 #define HANDSPRING_VENDOR_ID 0x082d
18 #define HANDSPRING_VISOR_ID 0x0100
19 #define HANDSPRING_TREO_ID 0x0200
20 #define HANDSPRING_TREO600_ID 0x0300
22 #define PALM_VENDOR_ID 0x0830
23 #define PALM_M500_ID 0x0001
24 #define PALM_M505_ID 0x0002
25 #define PALM_M515_ID 0x0003
26 #define PALM_I705_ID 0x0020
27 #define PALM_M125_ID 0x0040
[all …]
/linux/Documentation/devicetree/bindings/sram/
H A Dsram.yaml159 reg = <0x5c000000 0x40000>; /* 256 KiB SRAM at address 0x5c000000 */
163 ranges = <0 0x5c000000 0x40000>;
166 reg = <0x100 0x50>;
170 reg = <0x1000 0x1000>;
175 reg = <0x20000 0x20000>;
190 reg = <0x02020000 0x54000>;
193 ranges = <0 0x02020000 0x54000>;
195 smp-sram@0 {
197 reg = <0x0 0x1000>;
202 reg = <0x53000 0x1000>;
[all …]
/linux/drivers/media/platform/samsung/s5p-mfc/
H A Dregs-mfc-v6.h20 #define S5P_FIMV_MEM_OFFSET_V6 0
22 #define S5P_FIMV_START_ADDR_V6 0x0000
23 #define S5P_FIMV_END_ADDR_V6 0xfd80
25 #define S5P_FIMV_REG_CLEAR_BEGIN_V6 0xf000
29 #define S5P_FIMV_RISC_ON_V6 0x0000
30 #define S5P_FIMV_RISC2HOST_INT_V6 0x003C
31 #define S5P_FIMV_HOST2RISC_INT_V6 0x0044
32 #define S5P_FIMV_RISC_BASE_ADDRESS_V6 0x0054
34 #define S5P_FIMV_MFC_RESET_V6 0x1070
36 #define S5P_FIMV_HOST2RISC_CMD_V6 0x1100
[all …]
/linux/drivers/s390/char/
H A Ddefkeymap.c15 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000,
16 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000,
17 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000,
18 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000,
19 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000,
20 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000,
21 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000,
22 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000,
23 0xf020, 0xf000, 0xf0e2, 0xf0e4, 0xf0e0, 0xf0e1, 0xf0e3, 0xf0e5,
24 0xf0e7, 0xf0f1, 0xf0a2, 0xf02e, 0xf03c, 0xf028, 0xf02b, 0xf07c,
[all …]
/linux/drivers/usb/misc/sisusbvga/
H A Dsisusbvga.c65 for (i = 0; i < NUMOBUFS; i++) { in sisusb_free_buffers()
77 for (i = 0; i < NUMOBUFS; i++) { in sisusb_free_urbs()
85 /* Level 0: USB transport layer */
91 /* Return 1 if all free, 0 otherwise */
96 for (i = 0; i < sisusb->numobufs; i++) { in sisusb_all_free()
99 return 0; in sisusb_all_free()
114 for (i = 0; i < sisusb->numobufs; i++) { in sisusb_kill_all_busy()
122 /* Return 1 if ok, 0 if error (not all complete within timeout) */
137 for (i = 0; i < sisusb->numobufs; i++) { in sisusb_outurb_available()
139 if ((sisusb->urbstatus[i] & (SU_URB_BUSY|SU_URB_ALLOC)) == 0) in sisusb_outurb_available()
[all …]
/linux/drivers/media/pci/ngene/
H A Dngene-cards.c47 struct i2c_msg msgs[2] = {{.addr = adr, .flags = 0, in i2c_io()
51 return (i2c_transfer(adapter, msgs, 2) == 2) ? 0 : -1; in i2c_io()
56 struct i2c_msg msg = {.addr = adr, .flags = 0, in i2c_write()
59 return (i2c_transfer(adap, &msg, 1) == 1) ? 0 : -1; in i2c_write()
74 return (i2c_transfer(adapter, msgs, 1) == 1) ? 0 : -1; in i2c_read()
80 u8 msg[2] = {reg >> 8, reg & 0xff}; in i2c_read_reg16()
81 struct i2c_msg msgs[2] = {{.addr = adr, .flags = 0, in i2c_read_reg16()
85 return (i2c_transfer(adapter, msgs, 2) == 2) ? 0 : -1; in i2c_read_reg16()
91 struct i2c_msg msgs[2] = {{.addr = adr, .flags = 0, in i2c_read_regs()
96 return (i2c_transfer(adapter, msgs, 2) == 2) ? 0 : -1; in i2c_read_regs()
[all …]
/linux/drivers/scsi/lpfc/
H A Dlpfc_hw.h23 #define FDMI_DID 0xfffffaU
24 #define NameServer_DID 0xfffffcU
25 #define Fabric_Cntl_DID 0xfffffdU
26 #define Fabric_DID 0xfffffeU
27 #define Bcast_DID 0xffffffU
28 #define Mask_DID 0xffffffU
29 #define CT_DID_MASK 0xffff00U
30 #define Fabric_DID_MASK 0xfff000U
31 #define WELL_KNOWN_DID_MASK 0xfffff0U
42 0 */
[all …]
/linux/drivers/media/pci/ddbridge/
H A Dddbridge-core.c57 "0-one adapter per io, 1-one per tab with io, 2-one per tab, 3-one for all");
69 MODULE_PARM_DESC(xo2_speed, "default transfer speed for xo2 based duoflex, 0=55,1=75,2=90,3=104 MBi…
99 "attach dummy tuner to port 0 on Octopus V3 or Octopus Mini cards");
132 for (i = 0; i < dma->num; i++) { in ddb_set_dma_table()
134 ddbwritel(dev, mem & 0xffffffff, dma->bufregs + i * 8); in ddb_set_dma_table()
137 dma->bufval = ((dma->div & 0x0f) << 16) | in ddb_set_dma_table()
138 ((dma->num & 0x1f) << 11) | in ddb_set_dma_table()
139 ((dma->size >> 7) & 0x7ff); in ddb_set_dma_table()
146 for (i = 0; i < DDB_MAX_PORT; i++) { in ddb_set_dma_tables()
147 if (dev->port[i].input[0]) in ddb_set_dma_tables()
[all …]
/linux/drivers/media/dvb-frontends/
H A Dstv090x_reg.h13 #define STV090x_MID 0xf100
16 #define STV090x_OFFST_MRELEASE_FIELD 0
19 #define STV090x_DACR1 0xf113
22 #define STV090x_OFFST_DACR1_VALUE_FIELD 0
25 #define STV090x_DACR2 0xf114
26 #define STV090x_OFFST_DACR2_VALUE_FIELD 0
29 #define STV090x_OUTCFG 0xf11c
39 #define STV090x_MODECFG 0xf11d
41 #define STV090x_IRQSTATUS3 0xf120
52 #define STV090x_OFFST_SDVBS1_PRF_1_FIELD 0
[all …]
H A Dstv0367_regs.h16 #define R367TER_ID 0xf000
17 #define F367TER_IDENTIFICATIONREG 0xf00000ff
20 #define R367TER_I2CRPT 0xf001
21 #define F367TER_I2CT_ON 0xf0010080
22 #define F367TER_ENARPT_LEVEL 0xf0010070
23 #define F367TER_SCLT_DELAY 0xf0010008
24 #define F367TER_SCLT_NOD 0xf0010004
25 #define F367TER_STOP_ENABLE 0xf0010002
26 #define F367TER_SDAT_NOD 0xf0010001
29 #define R367TER_TOPCTRL 0xf002
[all …]
H A Dstv0900_reg.h17 #define REGx(x) shiftx(x, demod, 0x200)
18 #define FLDx(x) shiftx(x, demod, 0x2000000)
21 #define R0900_MID 0xf100
22 #define F0900_MCHIP_IDENT 0xf10000f0
23 #define F0900_MRELEASE 0xf100000f
26 #define R0900_DACR1 0xf113
27 #define F0900_DAC_MODE 0xf11300e0
28 #define F0900_DAC_VALUE1 0xf113000f
31 #define R0900_DACR2 0xf114
32 #define F0900_DAC_VALUE0 0xf11400ff
[all …]
H A Dstv0910_regs.h18 #define RSTV0910_MID 0xf100
19 #define FSTV0910_MCHIP_IDENT 0xf10040f0
20 #define FSTV0910_MRELEASE 0xf100000f
23 #define RSTV0910_DID 0xf101
24 #define FSTV0910_DEVICE_ID 0xf10100ff
27 #define RSTV0910_DACR1 0xf113
28 #define FSTV0910_DAC_MODE 0xf11350e0
29 #define FSTV0910_DAC_VALUE1 0xf113000f
32 #define RSTV0910_DACR2 0xf114
33 #define FSTV0910_DAC_VALUE0 0xf11400ff
[all …]
/linux/drivers/platform/x86/
H A Dtoshiba_acpi.c58 "Call HCI_PANEL_POWER_ON on resume (-1 = auto, 0 = no, 1 = yes");
63 … "Call HCI_HOTKEY_EVENT with value 0x5 for quickstart button support (-1 = auto, 0 = no, 1 = yes");
68 #define TOS1900_FN_SCAN 0x6e
91 #define HCI_SET 0xff00
92 #define HCI_GET 0xfe00
93 #define SCI_OPEN 0xf100
94 #define SCI_CLOSE 0xf200
95 #define SCI_GET 0xf300
96 #define SCI_SET 0xf400
99 #define TOS_SUCCESS 0x0000
[all …]

12