| /linux/Documentation/devicetree/bindings/soc/dove/ | 
| H A D | pmu.txt | 24  - #power-domain-cells: must be 0.35 		reg = <0xd0000 0x8000>, <0xd8000 0x8000>;
 43 				#power-domain-cells = <0>;
 44 				marvell,pmu_pwr_mask = <0x00000008>;
 45 				marvell,pmu_iso_mask = <0x00000001>;
 50 				#power-domain-cells = <0>;
 51 				marvell,pmu_pwr_mask = <0x00000004>;
 52 				marvell,pmu_iso_mask = <0x00000002>;
 
 | 
| /linux/drivers/accel/habanalabs/include/goya/asic_reg/ | 
| H A D | mme_qm_regs.h | 22 #define mmMME_QM_GLBL_CFG0                                           0xD800024 #define mmMME_QM_GLBL_CFG1                                           0xD8004
 26 #define mmMME_QM_GLBL_PROT                                           0xD8008
 28 #define mmMME_QM_GLBL_ERR_CFG                                        0xD800C
 30 #define mmMME_QM_GLBL_ERR_ADDR_LO                                    0xD8010
 32 #define mmMME_QM_GLBL_ERR_ADDR_HI                                    0xD8014
 34 #define mmMME_QM_GLBL_ERR_WDATA                                      0xD8018
 36 #define mmMME_QM_GLBL_SECURE_PROPS                                   0xD801C
 38 #define mmMME_QM_GLBL_NON_SECURE_PROPS                               0xD8020
 40 #define mmMME_QM_GLBL_STS0                                           0xD8024
 [all …]
 
 | 
| /linux/arch/arm/mach-imx/ | 
| H A D | mx3x.h | 36 #define MX3x_L2CC_BASE_ADDR		0x3000000042 #define MX3x_AIPS1_BASE_ADDR		0x43f00000
 44 #define MX3x_MAX_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x04000)
 45 #define MX3x_EVTMON_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x08000)
 46 #define MX3x_CLKCTL_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x0c000)
 47 #define MX3x_ETB_SLOT4_BASE_ADDR		(MX3x_AIPS1_BASE_ADDR + 0x10000)
 48 #define MX3x_ETB_SLOT5_BASE_ADDR		(MX3x_AIPS1_BASE_ADDR + 0x14000)
 49 #define MX3x_ECT_CTIO_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x18000)
 50 #define MX3x_I2C_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x80000)
 51 #define MX3x_I2C3_BASE_ADDR			(MX3x_AIPS1_BASE_ADDR + 0x84000)
 [all …]
 
 | 
| /linux/Documentation/sound/cards/ | 
| H A D | multisound.sh | 77 #  0x250, 0x260 or 0x270.  This port can be disabled to have the card96 #  to obtain one with the command `pnpdump 1 0x203' -- this may vary
 107 #  io base 0x210, irq 5 and mem 0xd8000, and also sets the Kurzweil
 108 #  synth to 0x330 and irq 9 (may need editing for your system):
 110 #  (READPORT 0x0203)
 115 #  (CONFIGURE BVJ0440/-1 (LD 0
 116 #          (INT 0 (IRQ 5 (MODE +E))) (IO 0 (BASE 0x0210)) (MEM 0 (BASE 0x0d8000))
 121 #          (IO 0 (BASE 0x0330)) (INT 0 (IRQ 9 (MODE +E)))
 140 #  If you specify cfg=0x250 for the snd-msnd-pinnacle module, it
 143 #  on the card to 0x250, 0x260 or 0x270).
 [all …]
 
 | 
| /linux/sound/isa/msnd/ | 
| H A D | msnd_pinnacle.c | 95 			snd_msnd_DAPQ(chip, 0); in snd_msnd_eval_dsp_msg() 100 			chip->playDMAPos = 0; in snd_msnd_eval_dsp_msg()
 111 			chip->captureDMAPos = 0; in snd_msnd_eval_dsp_msg()
 139 				": DSP message %d 0x%02x\n", in snd_msnd_eval_dsp_msg()
 146 		dev_dbg(chip->card->dev, LOGNAME ": HIMT message %d 0x%02x\n", in snd_msnd_eval_dsp_msg()
 170 			head = 0; in snd_msnd_interrupt()
 193 	while (timeout-- > 0) { in snd_msnd_reset_dsp()
 195 			return 0; in snd_msnd_reset_dsp()
 218 	if (snd_msnd_reset_dsp(chip, &info) < 0) { in snd_msnd_probe()
 227 	       "I/O 0 in snd_msnd_probe()
 [all...]
 | 
| /linux/drivers/staging/gpib/hp_82335/ | 
| H A D | hp82335.c | 216 	return 0;  in hp82335_allocate_private()227 	return 0x1ff8 + register_num;  in tms9914_to_hp82335_offset()
 244 	writeb(0, tms_priv->mmiobase + HPREG_INTR_CLEAR);  in hp82335_clear_interrupt()
 254 	board->status = 0;  in hp82335_attach()
 265 	case 0xc4000:  in hp82335_attach()
 266 	case 0xc8000:  in hp82335_attach()
 267 	case 0xcc000:  in hp82335_attach()
 268 	case 0xd0000:  in hp82335_attach()
 269 	case 0xd4000:  in hp82335_attach()
 270 	case 0xd8000:  in hp82335_attach()
 [all …]
 
 | 
| /linux/drivers/soc/dove/ | 
| H A D | pmu.c | 22 #define PMC_SW_RST		0x3023 #define PMC_IRQ_CAUSE		0x50
 24 #define PMC_IRQ_MASK		0x54
 26 #define PMU_PWR			0x10
 27 #define PMU_ISO			0x58
 60 	return 0;  in pmu_reset_reset()
 74 	return 0;  in pmu_reset_assert()
 88 	return 0;  in pmu_reset_deassert()
 174 	return 0;  in pmu_domain_power_off()
 208 	return 0;  in pmu_domain_power_on()
 [all …]
 
 | 
| /linux/arch/arm/boot/dts/marvell/ | 
| H A D | armada-39x.dtsi | 32 		#size-cells = <0>;35 		cpu@0 {
 38 			reg = <0>;
 59 		pcie-mem-aperture = <0xe0000000 0x8000000>;
 60 		pcie-io-aperture  = <0xe8000000 0x100000>;
 64 			reg = <MBUS_ID(0x01, 0x1d) 0 0x200000>;
 71 			ranges = <0 MBUS_ID(0xf0, 0x01) 0 0x100000>;
 75 				reg = <0x8000 0x1000>;
 78 				arm,double-linefill-incr = <0>;
 79 				arm,double-linefill-wrap = <0>;
 [all …]
 
 | 
| H A D | dove.dtsi | 22 		#size-cells = <0>;24 		cpu0: cpu@0 {
 28 			reg = <0>;
 34 		marvell,tauros2-cache-features = <0>;
 46 		#size-cells = <0>;
 51 		pinctrl-0 = <&pmx_i2cmux_0>;
 55 		i2c0: i2c@0 {
 56 			reg = <0>;
 58 			#size-cells = <0>;
 65 			#size-cells = <0>;
 [all …]
 
 | 
| H A D | armada-38x.dtsi | 42 		pcie-mem-aperture = <0xe0000000 0x8000000>;43 		pcie-io-aperture  = <0xe8000000 0x100000>;
 47 			reg = <MBUS_ID(0x01, 0x1d) 0 0x200000>;
 52 			reg = <MBUS_ID(0xf0, 0x01) 0x10400 0x8>;
 53 			ranges = <0 MBUS_ID(0x01, 0x2f) 0 0xffffffff>;
 56 			clocks = <&coreclk 0>;
 62 			reg = <MBUS_ID(0xf0, 0x01) 0x10408 0x8>;
 63 			ranges = <0 MBUS_ID(0x01, 0x3e) 0 0xffffffff>;
 66 			clocks = <&coreclk 0>;
 72 			reg = <MBUS_ID(0xf0, 0x01) 0x10410 0x8>;
 [all …]
 
 | 
| /linux/Documentation/sound/ | 
| H A D | alsa-configuration.rst | 57     (0 = disable debug prints, 1 = normal debug messages,71     Default: 0
 80 the card #0.  Similarly, when ``adsp_map=0``, /dev/adsp will be mapped
 81 to PCM #0 of the card #0.
 83 commas, such like ``dsp_map=0,1``.
 98     Default: 0
 119     Values: 0 through 31 or negative;
 142 appearing card. They can do it by specifying "index=1,0" module
 158 the port must be specified. For actual AdLib FM cards it will be 0x388.
 170       64:0     OPL2 FM synth                     OPL2 FM Port
 [all …]
 
 | 
| /linux/drivers/mtd/nand/raw/ | 
| H A D | diskonchip.c | 37 #define CONFIG_MTD_NAND_DISKONCHIP_PROBE_ADDRESS 043 	0xfffc8000, 0xfffca000, 0xfffcc000, 0xfffce000,
 44 	0xfffd0000, 0xfffd2000, 0xfffd4000, 0xfffd6000,
 45 	0xfffd8000, 0xfffda000, 0xfffdc000, 0xfffde000,
 46 	0xfffe0000, 0xfffe2000, 0xfffe4000, 0xfffe6000,
 47 	0xfffe8000, 0xfffea000, 0xfffec000, 0xfffee000,
 49 	0xc8000, 0xca000, 0xcc000, 0xce000,
 50 	0xd0000, 0xd2000, 0xd4000, 0xd6000,
 51 	0xd8000, 0xda000, 0xdc000, 0xde000,
 52 	0xe0000, 0xe2000, 0xe4000, 0xe6000,
 [all …]
 
 | 
| /linux/drivers/scsi/qla2xxx/ | 
| H A D | qla_fw.h | 14 #define MBS_CHECKSUM_ERROR	0x401015 #define MBS_INVALID_PRODUCT_KEY	0x4020
 55 #define PDS_PLOGI_PENDING	0x03
 56 #define PDS_PLOGI_COMPLETE	0x04
 57 #define PDS_PRLI_PENDING	0x05
 58 #define PDS_PRLI_COMPLETE	0x06
 59 #define PDS_PORT_UNAVAILABLE	0x07
 60 #define PDS_PRLO_PENDING	0x09
 61 #define PDS_LOGO_PENDING	0x11
 62 #define PDS_PRLI2_PENDING	0x12
 [all …]
 
 | 
| /linux/drivers/net/ethernet/broadcom/bnx2x/ | 
| H A D | bnx2x_dump.h | 22 #define DRV_DUMP_XSTORM_WAITP_ADDRESS    0x2b8a8023 #define DRV_DUMP_TSTORM_WAITP_ADDRESS    0x1b8a80
 24 #define DRV_DUMP_USTORM_WAITP_ADDRESS    0x338a80
 25 #define DRV_DUMP_CSTORM_WAITP_ADDRESS    0x238a80
 45 #define  BNX2X_DUMP_VERSION 0x61111111
 65 static const u32 page_vals_e2[] = {0, 128};
 68 	{0x58000, 4608, DUMP_CHIP_E2, 0x30}
 74 static const u32 page_vals_e3[] = {0, 128};
 77 	{0x58000, 4608, DUMP_CHIP_E3A0 | DUMP_CHIP_E3B0, 0x30}
 81 	{ 0x2000, 1, 0x1f, 0xfff},
 [all …]
 
 |