/linux/drivers/net/wireless/mediatek/mt76/mt76x2/ |
H A D | mcu.h | 12 #define MT_MCU_CPU_CTL 0x0704 13 #define MT_MCU_CLOCK_CTL 0x0708 14 #define MT_MCU_PCIE_REMAP_BASE1 0x0740 15 #define MT_MCU_PCIE_REMAP_BASE2 0x0744 16 #define MT_MCU_PCIE_REMAP_BASE3 0x0748 18 #define MT_MCU_ROM_PATCH_OFFSET 0x80000 19 #define MT_MCU_ROM_PATCH_ADDR 0x90000 21 #define MT_MCU_ILM_OFFSET 0x80000 23 #define MT_MCU_DLM_OFFSET 0x100000 24 #define MT_MCU_DLM_ADDR 0x90000 [all …]
|
/linux/Documentation/arch/x86/ |
H A D | boot.rst | 28 Protocol 2.02 (Kernel 2.4.0-test3-pre3) New command line protocol. 99 0A0000 +------------------------+ 121 0x100000 ("high memory"), and the kernel real-mode block (boot sector, 123 0x10000 and end of low memory. Unfortunately, in protocols 2.00 and 124 2.01 the 0x90000+ memory range is still used internally by the kernel; 139 0x90000 segment, the boot loader should make sure not to use memory 140 above the 0x9A000 point; too many BIOSes will break above that point. 149 0A0000 +------------------------+ 180 following header at offset 0x01f1. The real-mode code can total up to 195 01FE/2 ALL boot_flag 0xAA55 magic number [all …]
|
/linux/drivers/clk/imx/ |
H A D | clk-imx8qxp-lpcg.h | 11 #define LSIO_PWM_0_LPCG 0x00000 12 #define LSIO_PWM_1_LPCG 0x10000 13 #define LSIO_PWM_2_LPCG 0x20000 14 #define LSIO_PWM_3_LPCG 0x30000 15 #define LSIO_PWM_4_LPCG 0x40000 16 #define LSIO_PWM_5_LPCG 0x50000 17 #define LSIO_PWM_6_LPCG 0x60000 18 #define LSIO_PWM_7_LPCG 0x70000 19 #define LSIO_GPIO_0_LPCG 0x80000 20 #define LSIO_GPIO_1_LPCG 0x90000 [all …]
|
/linux/arch/arm/boot/dts/marvell/ |
H A D | kirkwood-openblocks_a6.dts | 13 reg = <0x00000000 0x20000000>; 40 reg = <0x30>; 45 pinctrl-0 = <&pmx_dip_switches>; 95 pinctrl-0 = <&pmx_leds>; 116 pinctrl-0 = <&pmx_gpio_init>; 131 partition@0 { 133 reg = <0x0 0x90000>; 138 reg = <0x90000 0x44000>; 143 reg = <0xd4000 0x20000>; 148 reg = <0xf4000 0x400000>; [all …]
|
H A D | kirkwood-6281.dtsi | 12 bus-range = <0x00 0xff>; 15 <0x82000000 0 0x40000 MBUS_ID(0xf0, 0x01) 0x40000 0 0x00002000 16 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */ 17 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */>; 19 pcie0: pcie@1,0 { 21 assigned-addresses = <0x82000800 0 0x00040000 0 0x2000>; 22 reg = <0x0800 0 0 0 0>; 26 ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0 27 0x81000000 0 0 0x81000000 0x1 0 1 0>; 28 bus-range = <0x00 0xff>; [all …]
|
H A D | kirkwood-6192.dtsi | 12 bus-range = <0x00 0xff>; 15 <0x82000000 0 0x40000 MBUS_ID(0xf0, 0x01) 0x40000 0 0x00002000 16 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */ 17 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */>; 19 pcie0: pcie@1,0 { 21 assigned-addresses = <0x82000800 0 0x00040000 0 0x2000>; 22 reg = <0x0800 0 0 0 0>; 26 ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0 27 0x81000000 0 0 0x81000000 0x1 0 1 0>; 28 bus-range = <0x00 0xff>; [all …]
|
/linux/arch/arm/mach-imx/ |
H A D | mx3x.h | 36 #define MX3x_L2CC_BASE_ADDR 0x30000000 42 #define MX3x_AIPS1_BASE_ADDR 0x43f00000 44 #define MX3x_MAX_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x04000) 45 #define MX3x_EVTMON_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x08000) 46 #define MX3x_CLKCTL_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x0c000) 47 #define MX3x_ETB_SLOT4_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x10000) 48 #define MX3x_ETB_SLOT5_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x14000) 49 #define MX3x_ECT_CTIO_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x18000) 50 #define MX3x_I2C_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x80000) 51 #define MX3x_I2C3_BASE_ADDR (MX3x_AIPS1_BASE_ADDR + 0x84000) [all …]
|
/linux/Documentation/devicetree/bindings/clock/ |
H A D | qcom,msm8996-apcc.yaml | 13 Qualcomm CPU clock controller for MSM8996 CPUs, clock 0 is for Power cluster 50 reg = <0x6400000 0x90000>;
|
H A D | qcom,gcc-msm8994.yaml | 49 reg = <0x00300000 0x90000>;
|
H A D | qcom,gcc-msm8996.yaml | 29 - description: PCIe 0 PIPE clock (optional) 33 - description: UFS RX symbol 0 clock (optional) 35 - description: UFS TX symbol 0 clock (optional) 67 reg = <0x300000 0x90000>;
|
H A D | qcom,gcc-msm8916.yaml | 33 - description: DSI phy instance 0 dsi clock 34 - description: DSI phy instance 0 byte clock 65 reg = <0x300000 0x90000>;
|
/linux/arch/arm64/boot/dts/freescale/ |
H A D | qoriq-fman3-0-10g-0.dtsi | 3 * QorIQ FMan v3 10g port #0 device tree 11 cell-index = <0x10>; 13 reg = <0x90000 0x1000>; 18 cell-index = <0x30>; 20 reg = <0xb0000 0x1000>; 25 cell-index = <0x8>; 27 reg = <0xf0000 0x1000>; 35 #size-cells = <0>; 37 reg = <0xf1000 0x1000>; 39 pcsphy6: ethernet-phy@0 { [all …]
|
H A D | qoriq-bman-portals.dtsi | 14 bman-portal@0 { 20 reg = <0x0 0x4000>, <0x4000000 0x4000>; 26 reg = <0x10000 0x4000>, <0x4010000 0x4000>; 32 reg = <0x20000 0x4000>, <0x4020000 0x4000>; 38 reg = <0x30000 0x4000>, <0x4030000 0x4000>; 44 reg = <0x40000 0x4000>, <0x4040000 0x4000>; 50 reg = <0x50000 0x4000>, <0x4050000 0x4000>; 56 reg = <0x60000 0x4000>, <0x4060000 0x4000>; 62 reg = <0x70000 0x4000>, <0x4070000 0x4000>; 68 reg = <0x80000 0x4000>, <0x4080000 0x4000>; [all …]
|
H A D | qoriq-qman-portals.dtsi | 14 qportal0: qman-portal@0 { 20 reg = <0x0 0x4000>, <0x4000000 0x4000>; 22 cell-index = <0>; 27 reg = <0x10000 0x4000>, <0x4010000 0x4000>; 34 reg = <0x20000 0x4000>, <0x4020000 0x4000>; 41 reg = <0x30000 0x4000>, <0x4030000 0x4000>; 48 reg = <0x40000 0x4000>, <0x4040000 0x4000>; 55 reg = <0x50000 0x4000>, <0x4050000 0x4000>; 62 reg = <0x60000 0x4000>, <0x4060000 0x4000>; 69 reg = <0x70000 0x4000>, <0x4070000 0x4000>; [all …]
|
/linux/Documentation/devicetree/bindings/tpm/ |
H A D | tcg,tpm-tis-mmio.yaml | 31 at least 0x5000 bytes 46 reg = <0x90000 0x5000>;
|
/linux/Documentation/devicetree/bindings/crypto/ |
H A D | marvell-cesa.txt | 37 reg = <0x90000 0x10000>; 43 marvell,crypto-sram-size = <0x600>;
|
/linux/arch/x86/boot/ |
H A D | header.S | 28 BOOTSEG = 0x07C0 /* original address of boot-sector */ 29 SYSSEG = 0x1000 /* historical load address >> 4 */ 39 .set salign, 0x1000 40 .set falign, 0x200 47 .org 0x38 62 .set image_file_add_flags, 0 67 .long 0 # TimeDateStamp 68 .long 0 # PointerToSymbolTable 78 .byte 0x02 # MajorLinkerVersion 79 .byte 0x14 # MinorLinkerVersion [all …]
|
/linux/arch/powerpc/boot/dts/fsl/ |
H A D | qoriq-fman-0-10g-0.dtsi | 2 * QorIQ FMan 10g port #0 device tree stub [ controller @ offset 0x400000 ] 37 cell-index = <0x10>; 39 reg = <0x90000 0x1000>; 43 cell-index = <0x30>; 45 reg = <0xb0000 0x1000>; 49 cell-index = <0x8>; 51 reg = <0xf0000 0x1000>; 57 #size-cells = <0>; 59 reg = <0xf1000 0x1000>; 60 interrupts = <101 2 0 0>;
|
H A D | qoriq-fman-1-10g-0.dtsi | 2 * QorIQ FMan 10g port #0 device tree stub [ controller @ offset 0x500000 ] 37 cell-index = <0x10>; 39 reg = <0x90000 0x1000>; 43 cell-index = <0x30>; 45 reg = <0xb0000 0x1000>; 49 cell-index = <0x8>; 51 reg = <0xf0000 0x1000>; 57 #size-cells = <0>; 59 reg = <0xf1000 0x1000>;
|
H A D | qoriq-fman3-1-10g-0.dtsi | 2 * QorIQ FMan v3 10g port #0 device tree stub [ controller @ offset 0x500000 ] 37 cell-index = <0x10>; 39 reg = <0x90000 0x1000>; 44 cell-index = <0x30>; 46 reg = <0xb0000 0x1000>; 51 cell-index = <0x8>; 53 reg = <0xf0000 0x1000>; 68 #size-cells = <0>; 70 reg = <0xf1000 0x1000>; 73 pcsphy14: ethernet-phy@0 { [all …]
|
H A D | qoriq-fman3-0-10g-0.dtsi | 2 * QorIQ FMan v3 10g port #0 device tree stub [ controller @ offset 0x400000 ] 37 cell-index = <0x10>; 39 reg = <0x90000 0x1000>; 44 cell-index = <0x30>; 46 reg = <0xb0000 0x1000>; 51 cell-index = <0x8>; 53 reg = <0xf0000 0x1000>; 68 #size-cells = <0>; 70 reg = <0xf1000 0x1000>; 73 pcsphy6: ethernet-phy@0 { [all …]
|
/linux/Documentation/devicetree/bindings/net/ |
H A D | qcom,ipq4019-mdio.yaml | 30 const: 0 96 #size-cells = <0>; 98 reg = <0x90000 0x64>; 100 ethphy0: ethernet-phy@0 { 101 reg = <0>;
|
/linux/arch/arm/boot/dts/nxp/mxs/ |
H A D | imx28-lwe.dtsi | 20 reg = <0x40000000 0x08000000>; 48 pinctrl-0 = <&duart_pins_a>; 54 pinctrl-0 = <&i2c0_pins_a>; 73 pinctrl-0 = <&mmc0_8bit_pins_a>; 83 pinctrl-0 = <&spi2_pins_a>; 90 pinctrl-0 = <&spi3_pins_a>; 93 flash@0 { 96 reg = <0>; 103 partition@0 { 105 reg = <0 0x80000>; [all …]
|
/linux/Documentation/devicetree/bindings/display/msm/ |
H A D | qcom,mdp5.yaml | 39 pattern: '^display-controller@[0-9a-f]+$' 108 "^port@[0-3]+$": 113 - port@0 131 reg = <0x1a01000 0x90000>; 135 interrupts = <0>; 148 #size-cells = <0>; 150 port@0 { 151 reg = <0>;
|
/linux/arch/arm/mach-mv78xx0/ |
H A D | mv78xx0.h | 17 * f0800000 PCIe #0 I/O space 29 * fee00000 f0800000 64K PCIe #0 I/O space 39 #define MV78XX0_CORE0_REGS_PHYS_BASE 0xf1020000 40 #define MV78XX0_CORE1_REGS_PHYS_BASE 0xf1024000 41 #define MV78XX0_CORE_REGS_VIRT_BASE IOMEM(0xfe400000) 42 #define MV78XX0_CORE_REGS_PHYS_BASE 0xfe400000 45 #define MV78XX0_PCIE_IO_PHYS_BASE(i) (0xf0800000 + ((i) << 20)) 48 #define MV78XX0_REGS_PHYS_BASE 0xf1000000 49 #define MV78XX0_REGS_VIRT_BASE IOMEM(0xfec00000) 52 #define MV78XX0_SRAM_PHYS_BASE (0xf2200000) [all …]
|