Home
last modified time | relevance | path

Searched +full:0 +full:x8006 (Results 1 – 25 of 57) sorted by relevance

123

/linux/arch/m68k/include/uapi/asm/
H A Dbootinfo-virt.h9 #define BI_VIRT_QEMU_VERSION 0x8000
10 #define BI_VIRT_GF_PIC_BASE 0x8001
11 #define BI_VIRT_GF_RTC_BASE 0x8002
12 #define BI_VIRT_GF_TTY_BASE 0x8003
13 #define BI_VIRT_VIRTIO_BASE 0x8004
14 #define BI_VIRT_CTRL_BASE 0x8005
17 * #define BI_VIRT_RNG_SEED 0x8006 */
19 #define VIRT_BOOTI_VERSION MK_BI_VERSION(2, 0)
H A Dbootinfo-amiga.h14 #define BI_AMIGA_MODEL 0x8000 /* model (__be32) */
15 #define BI_AMIGA_AUTOCON 0x8001 /* AutoConfig device */
17 #define BI_AMIGA_CHIP_SIZE 0x8002 /* size of Chip RAM (__be32) */
18 #define BI_AMIGA_VBLANK 0x8003 /* VBLANK frequency (__u8) */
19 #define BI_AMIGA_PSFREQ 0x8004 /* power supply frequency (__u8) */
20 #define BI_AMIGA_ECLOCK 0x8005 /* EClock frequency (__be32) */
21 #define BI_AMIGA_CHIPSET 0x8006 /* native chipset present (__be32) */
22 #define BI_AMIGA_SERPER 0x8007 /* serial port period (__be16) */
29 #define AMI_UNKNOWN 0
51 #define CS_STONEAGE 0
[all …]
H A Dbootinfo-mac.h14 #define BI_MAC_MODEL 0x8000 /* Mac Gestalt ID (model type) */
15 #define BI_MAC_VADDR 0x8001 /* Mac video base address */
16 #define BI_MAC_VDEPTH 0x8002 /* Mac video depth */
17 #define BI_MAC_VROW 0x8003 /* Mac video rowbytes */
18 #define BI_MAC_VDIM 0x8004 /* Mac video dimensions */
19 #define BI_MAC_VLOGICAL 0x8005 /* Mac video logical base */
20 #define BI_MAC_SCCBASE 0x8006 /* Mac SCC base address */
21 #define BI_MAC_BTIME 0x8007 /* Mac boot time */
22 #define BI_MAC_GMTBIAS 0x8008 /* Mac GMT timezone offset */
23 #define BI_MAC_MEMSIZE 0x8009 /* Mac RAM size (sanity check) */
[all …]
/linux/Documentation/devicetree/bindings/firmware/
H A Dnxp,imx95-scmi.yaml20 const: 0x81
28 const: 0x84
36 enum: [0, 1, 2, 3, 4, 5, 6, 7, 0x8000, 0x8001, 0x8002, 0x8003,
37 0x8004, 0x8005, 0x8006, 0x8007]
/linux/drivers/media/rc/keymaps/
H A Drc-dtt200u.c12 { 0x8001, KEY_MUTE },
13 { 0x8002, KEY_CHANNELDOWN },
14 { 0x8003, KEY_VOLUMEDOWN },
15 { 0x8004, KEY_NUMERIC_1 },
16 { 0x8005, KEY_NUMERIC_2 },
17 { 0x8006, KEY_NUMERIC_3 },
18 { 0x8007, KEY_NUMERIC_4 },
19 { 0x8008, KEY_NUMERIC_5 },
20 { 0x8009, KEY_NUMERIC_6 },
21 { 0x800a, KEY_NUMERIC_7 },
[all …]
H A Drc-terratec-slim-2.c17 { 0x8001, KEY_MUTE }, /* MUTE */
18 { 0x8002, KEY_VOLUMEDOWN },
19 { 0x8003, KEY_CHANNELDOWN },
20 { 0x8004, KEY_NUMERIC_1 },
21 { 0x8005, KEY_NUMERIC_2 },
22 { 0x8006, KEY_NUMERIC_3 },
23 { 0x8007, KEY_NUMERIC_4 },
24 { 0x8008, KEY_NUMERIC_5 },
25 { 0x8009, KEY_NUMERIC_6 },
26 { 0x800a, KEY_NUMERIC_7 },
[all …]
/linux/drivers/phy/cadence/
H A Dphy-cadence-salvo.c19 #define USB3_PHY_OFFSET 0x0
20 #define USB2_PHY_OFFSET 0x38000
22 #define PHY_PMA_CMN_CTRL1 0xC800
23 #define TB_ADDR_CMN_DIAG_HSCLK_SEL 0x01e0
24 #define TB_ADDR_CMN_PLL0_VCOCAL_INIT_TMR 0x0084
25 #define TB_ADDR_CMN_PLL0_VCOCAL_ITER_TMR 0x0085
26 #define TB_ADDR_CMN_PLL0_INTDIV 0x0094
27 #define TB_ADDR_CMN_PLL0_FRACDIV 0x0095
28 #define TB_ADDR_CMN_PLL0_HIGH_THR 0x0096
29 #define TB_ADDR_CMN_PLL0_SS_CTRL1 0x0098
[all …]
/linux/drivers/net/usb/
H A Dzaurus.c56 skb2 = skb_copy_expand(skb, 0, 4 + padlen, flags); in zaurus_tx_fixup()
62 fcs = crc32_le(~0, skb->data, skb->len); in zaurus_tx_fixup()
65 skb_put_u8(skb, fcs & 0xff); in zaurus_tx_fixup()
66 skb_put_u8(skb, (fcs >> 8) & 0xff); in zaurus_tx_fixup()
67 skb_put_u8(skb, (fcs >> 16) & 0xff); in zaurus_tx_fixup()
68 skb_put_u8(skb, (fcs >> 24) & 0xff); in zaurus_tx_fixup()
86 return 0; in always_connected()
128 0x5d, 0x34, 0xcf, 0x66, 0x11, 0x18, 0x11, 0xd6,
129 0xa2, 0x1a, 0x00, 0x01, 0x02, 0xca, 0x9a, 0x7f,
132 0x74, 0xf0, 0x3d, 0xbd, 0x1e, 0xc1, 0x44, 0x70,
[all …]
H A Dcdc_ether.c28 desc->bInterfaceProtocol == 0xff); in is_rndis()
54 #define is_rndis(desc) 0
55 #define is_activesync(desc) 0
56 #define is_wireless_rndis(desc) 0
57 #define is_novatel_rndis(desc) 0
62 0xa3, 0x17, 0xa8, 0x8b, 0x04, 0x5e, 0x4f, 0x01,
63 0xa6, 0x07, 0xc0, 0xff, 0xcb, 0x7e, 0x39, 0x2a,
83 usb_sndctrlpipe(dev->udev, 0), in usbnet_cdc_update_filter()
89 0, in usbnet_cdc_update_filter()
130 if (len == 0 && dev->udev->actconfig->extralen) { in usbnet_generic_cdc_bind()
[all …]
/linux/drivers/net/pcs/
H A Dpcs-xpcs.h18 #define DW_VR_XS_PCS_DIG_CTRL1 0x0000
22 #define DW_VR_XS_PCS_DIG_STS 0x0010
25 #define DW_PSEQ_ST_GOOD FIELD_PREP(GENMASK(4, 2), 0x4)
35 #define DW_USXGMII_10 (0)
38 #define DW_SR_AN_ADV1 0x10
39 #define DW_SR_AN_ADV2 0x11
40 #define DW_SR_AN_ADV3 0x12
46 #define DW_C73_AN_ADV_SF 0x1
52 #define DW_C73_2500KX BIT(0)
57 #define DW_VR_MII_MMD_CTRL 0x0000
[all …]
/linux/include/uapi/linux/
H A Dmedia-bus-format.h16 * These bus formats uniquely identify data formats on the data bus. Format 0
35 #define MEDIA_BUS_FMT_FIXED 0x0001
37 /* RGB - next is 0x1026 */
38 #define MEDIA_BUS_FMT_RGB444_1X12 0x1016
39 #define MEDIA_BUS_FMT_RGB444_2X8_PADHI_BE 0x1001
40 #define MEDIA_BUS_FMT_RGB444_2X8_PADHI_LE 0x1002
41 #define MEDIA_BUS_FMT_RGB555_2X8_PADHI_BE 0x1003
42 #define MEDIA_BUS_FMT_RGB555_2X8_PADHI_LE 0x1004
43 #define MEDIA_BUS_FMT_RGB565_1X16 0x1017
44 #define MEDIA_BUS_FMT_BGR565_2X8_BE 0x1005
[all …]
H A Dtipc_config.h71 #define TIPC_CMD_NOOP 0x0000 /* tx none, rx none */
72 #define TIPC_CMD_GET_NODES 0x0001 /* tx net_addr, rx node_info(s) */
73 #define TIPC_CMD_GET_MEDIA_NAMES 0x0002 /* tx none, rx media_name(s) */
74 #define TIPC_CMD_GET_BEARER_NAMES 0x0003 /* tx none, rx bearer_name(s) */
75 #define TIPC_CMD_GET_LINKS 0x0004 /* tx net_addr, rx link_info(s) */
76 #define TIPC_CMD_SHOW_NAME_TABLE 0x0005 /* tx name_tbl_query, rx ultra_string */
77 #define TIPC_CMD_SHOW_PORTS 0x0006 /* tx none, rx ultra_string */
78 #define TIPC_CMD_SHOW_LINK_STATS 0x000B /* tx link_name, rx ultra_string */
79 #define TIPC_CMD_SHOW_STATS 0x000F /* tx unsigned, rx ultra_string */
88 #define TIPC_CMD_GET_REMOTE_MNG 0x4003 /* tx none, rx unsigned */
[all …]
/linux/drivers/media/usb/dvb-usb/
H A Ddibusb-common.c20 #define deb_info(args...) dprintk(debug,0x01,args)
28 if (st->ops.fifo_ctrl(adap->fe_adap[0].fe, onoff)) { in dibusb_streaming_ctrl()
33 return 0; in dibusb_streaming_ctrl()
42 st->ops.pid_ctrl(adap->fe_adap[0].fe, in dibusb_pid_filter()
45 return 0; in dibusb_pid_filter()
54 if (st->ops.pid_parse(adap->fe_adap[0].fe, onoff) < 0) in dibusb_pid_filter_ctrl()
57 return 0; in dibusb_pid_filter_ctrl()
70 b[0] = DIBUSB_REQ_SET_IOCTL; in dibusb_power_ctrl()
93 if ((ret = dibusb_streaming_ctrl(adap,onoff)) < 0) in dibusb2_0_streaming_ctrl()
97 b[0] = DIBUSB_REQ_SET_STREAMING_MODE; in dibusb2_0_streaming_ctrl()
[all …]
/linux/drivers/scsi/qla2xxx/
H A Dqla_mr.h14 #define PCI_DEVICE_ID_QLOGIC_ISPF001 0xF001
18 #define FX00_COMMAND_TYPE_7 0x07 /* Command Type 7 entry for 7XXX */
53 #define STATUS_TYPE_FX00 0x01 /* Status entry. */
80 #define MULTI_STATUS_TYPE_FX00 0x0D
91 #define TSK_MGMT_IOCB_TYPE_FX00 0x05
116 #define ABORT_IOCB_TYPE_FX00 0x08 /* Abort IOCB status. */
136 #define IOCTL_IOSB_TYPE_FX00 0x0C
159 #define STATUS_CONT_TYPE_FX00 0x04
161 #define FX00_IOCB_TYPE 0x0B
203 #define QLAFX00_LINK_STATUS_DOWN 0x10
[all …]
/linux/drivers/net/
H A Dsungem_phy.c37 { 0, 0, 0 }, /* No link */
38 { 0, 0, 0 }, /* 10BT Half Duplex */
39 { 1, 0, 0 }, /* 10BT Full Duplex */
40 { 0, 1, 0 }, /* 100BT Half Duplex */
41 { 0, 1, 0 }, /* 100BT Half Duplex */
42 { 1, 1, 0 }, /* 100BT Full Duplex*/
43 { 1, 0, 1 }, /* 1000BT */
44 { 1, 0, 1 }, /* 1000BT */
81 if ((val & BMCR_RESET) == 0) in reset_one_mii_phy()
85 if ((val & BMCR_ISOLATE) && limit > 0) in reset_one_mii_phy()
[all …]
/linux/include/linux/mfd/mt6332/
H A Dregisters.h10 #define MT6332_HWCID 0x8000
11 #define MT6332_SWCID 0x8002
12 #define MT6332_TOP_CON 0x8004
13 #define MT6332_DDR_VREF_AP_CON 0x8006
14 #define MT6332_DDR_VREF_DQ_CON 0x8008
15 #define MT6332_DDR_VREF_CA_CON 0x800A
16 #define MT6332_TEST_OUT 0x800C
17 #define MT6332_TEST_CON0 0x800E
18 #define MT6332_TEST_CON1 0x8010
19 #define MT6332_TESTMODE_SW 0x8012
[all …]
/linux/drivers/scsi/
H A Dqlogicpti.h11 #define SBUS_CFG1 0x006UL
12 #define SBUS_CTRL 0x008UL
13 #define SBUS_STAT 0x00aUL
14 #define SBUS_SEMAPHORE 0x00cUL
15 #define CMD_DMA_CTRL 0x022UL
16 #define DATA_DMA_CTRL 0x042UL
17 #define MBOX0 0x080UL
18 #define MBOX1 0x082UL
19 #define MBOX2 0x084UL
20 #define MBOX3 0x086UL
[all …]
/linux/drivers/media/usb/gspca/stv06xx/
H A Dstv06xx.c36 u8 len = (i2c_data > 0xff) ? 2 : 1; in stv06xx_write_bridge()
38 buf[0] = i2c_data & 0xff; in stv06xx_write_bridge()
39 buf[1] = (i2c_data >> 8) & 0xff; in stv06xx_write_bridge()
41 err = usb_control_msg(udev, usb_sndctrlpipe(udev, 0), in stv06xx_write_bridge()
42 0x04, 0x40, address, 0, buf, len, in stv06xx_write_bridge()
45 gspca_dbg(gspca_dev, D_CONF, "Written 0x%x to address 0x%x, status: %d\n", in stv06xx_write_bridge()
48 return (err < 0) ? err : 0; in stv06xx_write_bridge()
58 err = usb_control_msg(udev, usb_rcvctrlpipe(udev, 0), in stv06xx_read_bridge()
59 0x04, 0xc0, address, 0, buf, 1, in stv06xx_read_bridge()
62 *i2c_data = buf[0]; in stv06xx_read_bridge()
[all …]
/linux/drivers/scsi/pm8001/
H A Dpm8001_init.c79 [chip_8001] = {0, 8, &pm8001_8001_dispatch,},
80 [chip_8008] = {0, 8, &pm8001_80xx_dispatch,},
82 [chip_8018] = {0, 16, &pm8001_80xx_dispatch,},
84 [chip_8074] = {0, 8, &pm8001_80xx_dispatch,},
85 [chip_8076] = {0, 16, &pm8001_80xx_dispatch,},
86 [chip_8077] = {0, 16, &pm8001_80xx_dispatch,},
87 [chip_8006] = {0, 16, &pm8001_80xx_dispatch,},
88 [chip_8070] = {0, 8, &pm8001_80xx_dispatch,},
89 [chip_8072] = {0, 16, &pm8001_80xx_dispatch,},
161 sas_phy->enabled = (phy_id < pm8001_ha->chip->n_phy) ? 1 : 0; in pm8001_phy_init()
[all …]
/linux/drivers/net/ethernet/atheros/alx/
H A Dreg.h38 #define ALX_DEV_ID_AR8161 0x1091
39 #define ALX_DEV_ID_E2200 0xe091
40 #define ALX_DEV_ID_E2400 0xe0a1
41 #define ALX_DEV_ID_E2500 0xe0b1
42 #define ALX_DEV_ID_AR8162 0x1090
43 #define ALX_DEV_ID_AR8171 0x10A1
44 #define ALX_DEV_ID_AR8172 0x10A0
47 * bit(0): with xD support
52 #define ALX_REV_A0 0
57 #define ALX_DEV_CTRL 0x0060
[all …]
/linux/drivers/net/ethernet/intel/fm10k/
H A Dfm10k_type.h16 #define FM10K_DEV_ID_PF 0x15A4
17 #define FM10K_DEV_ID_VF 0x15A5
18 #define FM10K_DEV_ID_SDI_FM10420_QDA2 0x15D0
19 #define FM10K_DEV_ID_SDI_FM10420_DA2 0x15D5
25 #define FM10K_48_BIT_MASK 0x0000FFFFFFFFFFFFull
26 #define FM10K_STAT_VALID 0x80000000
29 #define FM10K_PCIE_LINK_CAP 0x7C
30 #define FM10K_PCIE_LINK_STATUS 0x82
31 #define FM10K_PCIE_LINK_WIDTH 0x3F0
32 #define FM10K_PCIE_LINK_WIDTH_1 0x10
[all …]
/linux/tools/perf/pmu-events/arch/arm64/
H A Dcommon-and-microarch.json4 "EventCode": "0x00",
10 "EventCode": "0x01",
16 "EventCode": "0x02",
22 "EventCode": "0x03",
28 "EventCode": "0x04",
34 "EventCode": "0x05",
40 "EventCode": "0x06",
46 "EventCode": "0x07",
52 "EventCode": "0x08",
58 "EventCode": "0x09",
[all …]
/linux/drivers/staging/media/atomisp/include/linux/
H A Datomisp.h25 #define ATOMISP_HW_REVISION_MASK 0x0000ff00
27 #define ATOMISP_HW_REVISION_ISP2300 0x00
28 #define ATOMISP_HW_REVISION_ISP2400 0x10
29 #define ATOMISP_HW_REVISION_ISP2401_LEGACY 0x11
30 #define ATOMISP_HW_REVISION_ISP2401 0x20
32 #define ATOMISP_HW_STEPPING_MASK 0x000000ff
33 #define ATOMISP_HW_STEPPING_A0 0x00
34 #define ATOMISP_HW_STEPPING_B0 0x10
37 #define CI_MODE_PREVIEW 0x8000
38 #define CI_MODE_VIDEO 0x4000
[all …]
/linux/drivers/gpu/drm/msm/adreno/
H A Da6xx_gpu_state.h16 0x8000, 0x8006, 0x8010, 0x8092, 0x8094, 0x809d, 0x80a0, 0x80a6,
17 0x80af, 0x80f1, 0x8100, 0x8107, 0x8109, 0x8109, 0x8110, 0x8110,
18 0x8400, 0x840b,
22 0x8800, 0x8806, 0x8809, 0x8811, 0x8818, 0x881e, 0x8820, 0x8865,
23 0x8870, 0x8879, 0x8880, 0x8889, 0x8890, 0x8891, 0x8898, 0x8898,
24 0x88c0, 0x88c1, 0x88d0, 0x88e3, 0x8900, 0x890c, 0x890f, 0x891a,
25 0x8c00, 0x8c01, 0x8c08, 0x8c10, 0x8c17, 0x8c1f, 0x8c26, 0x8c33,
29 0x88f0, 0x88f3, 0x890d, 0x890e, 0x8927, 0x8928, 0x8bf0, 0x8bf1,
30 0x8c02, 0x8c07, 0x8c11, 0x8c16, 0x8c20, 0x8c25,
34 0x9200, 0x9216, 0x9218, 0x9236, 0x9300, 0x9306,
[all …]
/linux/drivers/net/ethernet/atheros/atl1c/
H A Datl1c_hw.h57 #define PCI_DEVICE_ID_ATTANSIC_L2C 0x1062
58 #define PCI_DEVICE_ID_ATTANSIC_L1C 0x1063
59 #define PCI_DEVICE_ID_ATHEROS_L2C_B 0x2060 /* AR8152 v1.1 Fast 10/100 */
60 #define PCI_DEVICE_ID_ATHEROS_L2C_B2 0x2062 /* AR8152 v2.0 Fast 10/100 */
61 #define PCI_DEVICE_ID_ATHEROS_L1D 0x1073 /* AR8151 v1.0 Gigabit 1000 */
62 #define PCI_DEVICE_ID_ATHEROS_L1D_2_0 0x1083 /* AR8151 v2.0 Gigabit 1000 */
63 #define L2CB_V10 0xc0
64 #define L2CB_V11 0xc1
65 #define L2CB_V20 0xc0
66 #define L2CB_V21 0xc1
[all …]

123