Home
last modified time | relevance | path

Searched +full:0 +full:x4b (Results 1 – 25 of 724) sorted by relevance

12345678910>>...29

/linux/tools/perf/pmu-events/arch/x86/sapphirerapids/
H A Duncore-cxl.json4 "Counter": "0,1,2,3,4,5,6,7",
5 "EventCode": "0x01",
8 "UMask": "0x2",
12 "BriefDescription": "Number of Allocation to Mem Rxx AGF 0",
14 "EventCode": "0x43",
18 "UMask": "0x8",
24 "EventCode": "0x43",
28 "UMask": "0x1",
34 "EventCode": "0x43",
38 "UMask": "0x2",
[all …]
/linux/tools/perf/pmu-events/arch/x86/emeraldrapids/
H A Duncore-cxl.json4 "Counter": "0,1,2,3,4,5,6,7",
5 "EventCode": "0x01",
8 "UMask": "0x2",
12 "BriefDescription": "Number of Allocation to Mem Rxx AGF 0",
14 "EventCode": "0x43",
18 "UMask": "0x8",
24 "EventCode": "0x43",
28 "UMask": "0x1",
34 "EventCode": "0x43",
38 "UMask": "0x2",
[all …]
/linux/drivers/staging/fbtft/
H A Dfb_hx8357d.c34 write_reg(par, HX8357D_SETC, 0xFF, 0x83, 0x57); in init_display()
38 write_reg(par, HX8357_SETRGB, 0x00, 0x00, 0x06, 0x06); in init_display()
41 write_reg(par, HX8357D_SETCOM, 0x25); in init_display()
44 write_reg(par, HX8357_SETOSC, 0x68); in init_display()
47 write_reg(par, HX8357_SETPANEL, 0x05); in init_display()
50 0x00, /* Not deep standby */ in init_display()
51 0x15, /* BT */ in init_display()
52 0x1C, /* VSPR */ in init_display()
53 0x1C, /* VSNR */ in init_display()
54 0x83, /* AP */ in init_display()
[all …]
/linux/arch/x86/kernel/cpu/microcode/
H A Damd_shas.c3 { 0x8001227, {
4 0x99,0xc0,0x9b,0x2b,0xcc,0x9f,0x52,0x1b,
5 0x1a,0x5f,0x1d,0x83,0xa1,0x6c,0xc4,0x46,
6 0xe2,0x6c,0xda,0x73,0xfb,0x2d,0x23,0xa8,
7 0x77,0xdc,0x15,0x31,0x33,0x4a,0x46,0x18,
10 { 0x8001250, {
11 0xc0,0x0b,0x6b,0x19,0xfd,0x5c,0x39,0x60,
12 0xd5,0xc3,0x57,0x46,0x54,0xe4,0xd1,0xaa,
13 0xa8,0xf7,0x1f,0xa8,0x6a,0x60,0x3e,0xe3,
14 0x27,0x39,0x8e,0x53,0x30,0xf8,0x49,0x19,
[all …]
/linux/drivers/media/pci/saa7134/
H A Dsaa7134-dvb.c65 MODULE_PARM_DESC(use_frontend,"for cards with multiple frontends (0: terrestrial, 1: satellite)");
80 return 0; in pinnacle_antenna_pwr()
102 static u8 clock_config [] = { CLOCK_CTL, 0x3d, 0x28 }; in mt352_pinnacle_init()
103 static u8 reset [] = { RESET, 0x80 }; in mt352_pinnacle_init()
104 static u8 adc_ctl_1_cfg [] = { ADC_CTL_1, 0x40 }; in mt352_pinnacle_init()
105 static u8 agc_cfg [] = { AGC_TARGET, 0x28, 0xa0 }; in mt352_pinnacle_init()
106 static u8 capt_range_cfg[] = { CAPT_RANGE, 0x31 }; in mt352_pinnacle_init()
107 static u8 fsm_ctl_cfg[] = { 0x7b, 0x04 }; in mt352_pinnacle_init()
108 static u8 gpp_ctl_cfg [] = { GPP_CTL, 0x0f }; in mt352_pinnacle_init()
109 static u8 scan_ctl_cfg [] = { SCAN_CTL, 0x0d }; in mt352_pinnacle_init()
[all …]
/linux/drivers/gpu/drm/tiny/
H A Dhx8357d.c30 #define HX8357D_SETOSC 0xb0
31 #define HX8357D_SETPOWER 0xb1
32 #define HX8357D_SETRGB 0xb3
33 #define HX8357D_SETCYC 0xb3
34 #define HX8357D_SETCOM 0xb6
35 #define HX8357D_SETEXTC 0xb9
36 #define HX8357D_SETSTBA 0xc0
37 #define HX8357D_SETPANEL 0xcc
38 #define HX8357D_SETGAMMA 0xe0
40 #define HX8357D_MADCTL_MY 0x80
[all …]
/linux/crypto/
H A Ddh.c27 memset(ctx, 0, sizeof(*ctx)); in dh_clear_ctx()
50 return (p_len < 2048) ? -EINVAL : 0; in dh_check_params_length()
52 return (p_len < 1536) ? -EINVAL : 0; in dh_check_params_length()
68 return 0; in dh_set_params()
80 if (crypto_dh_decode_key(buf, len, &params) < 0) in dh_set_secret()
83 if (dh_set_params(ctx, &params) < 0) in dh_set_secret()
90 return 0; in dh_set_secret()
113 return 0; in dh_is_pubkey_valid()
126 if (mpi_cmp_ui(y, 1) < 1 || mpi_cmp(y, ctx->p) >= 0) in dh_is_pubkey_valid()
134 val = mpi_alloc(0); in dh_is_pubkey_valid()
[all …]
/linux/lib/crypto/
H A Daesgcm.c43 * Returns: 0 on success, or -EINVAL if @keysize or @authsize contain values
60 return 0; in aesgcm_expandkey()
67 while (len > 0) { in aesgcm_ghash()
114 while (len > 0) { in aesgcm_crypt()
232 "\x4b\x72\x21\xb7\x84\xd0\xd4\x9c"
254 "\x4b\x72\x21\xb7\x84\xd0\xd4\x9c"
265 "\xcd\x33\xb2\x8a\xc7\x73\xf7\x4b"
419 "\x23\x27\x5b\x8b\x4b\xa5\x64\x97"
474 "\x20\x93\x6c\x4b\x37\x99\xb8\x23"
481 "\x9f\x00\x4b\x0
[all...]
H A Daescfb.c48 while (len > 0) { in aescfb_encrypt()
76 aescfb_encrypt_block(ctx, ks[0], iv); in aescfb_decrypt()
78 for (int i = 0; len > 0; i ^= 1) { in aescfb_decrypt()
138 "\xc0\x4b\x05\x35\x7c\x5d\x1c\x0e"
163 "\x42\xae\x8f\xba\x58\x4b\x09\xff",
181 .ctext = "\xdc\x7e\x84\xbf\xda\x79\x16\x4b"
185 "\xdf\x10\x13\x24\x15\xe5\x4b\x92"
217 for (int i = 0; i < ARRAY_SIZE(aescfb_tv); i++) { in libaescfb_init()
249 return 0; in libaescfb_init()
H A Dblake2s-selftest.c28 * for (i = 0; i < len; i++) {
29 * if (i && (i % 12) == 0)
31 * printf("0x%02x, ", vec[i]);
43 * key[0] = key[1] = 1;
47 * for (i = 0; i < BLAKE2S_TESTVEC_COUNT; ++i)
52 * for (i = 0; i < BLAKE2S_TESTVEC_COUNT; ++i) {
62 * return 0;
66 { 0xa1, },
67 { 0x7c, 0x89, },
68 { 0x74, 0x0e, 0xd4, },
[all …]
H A Dchacha20poly1305-selftest.c31 0x49, 0x6e, 0x74, 0x65, 0x72, 0x6e, 0x65, 0x74,
32 0x2d, 0x44, 0x72, 0x61, 0x66, 0x74, 0x73, 0x20,
33 0x61, 0x72, 0x65, 0x20, 0x64, 0x72, 0x61, 0x66,
34 0x74, 0x20, 0x64, 0x6f, 0x63, 0x75, 0x6d, 0x65,
35 0x6e, 0x74, 0x73, 0x20, 0x76, 0x61, 0x6c, 0x69,
36 0x64, 0x20, 0x66, 0x6f, 0x72, 0x20, 0x61, 0x20,
37 0x6d, 0x61, 0x78, 0x69, 0x6d, 0x75, 0x6d, 0x20,
38 0x6f, 0x66, 0x20, 0x73, 0x69, 0x78, 0x20, 0x6d,
39 0x6f, 0x6e, 0x74, 0x68, 0x73, 0x20, 0x61, 0x6e,
40 0x64, 0x20, 0x6d, 0x61, 0x79, 0x20, 0x62, 0x65,
[all …]
/linux/tools/perf/pmu-events/arch/x86/amdzen1/
H A Dmemory.json4 "EventCode": "0x25",
6 "UMask": "0x01"
10 "EventCode": "0x29",
12 "UMask": "0x04"
16 "EventCode": "0x29",
18 "UMask": "0x02"
22 "EventCode": "0x29",
24 "UMask": "0x01"
28 "EventCode": "0x35",
33 "EventCode": "0x40",
[all …]
/linux/drivers/gpu/drm/nouveau/nvkm/engine/gr/
H A Dctxnv40.c31 * - On context save, NVIDIA set 0x400314 bit 0 to 1 if the "3D state"
35 * opcode 0x60000d is called before resuming normal operation.
37 * checks: ((nsource & 0x0857) || (0x400718 & 0x0100) || (intr & 0x0001))
38 * and calls 0x60000d before resuming normal operation.
40 * and if true 0x800001 is called with count=0, pos=0, the flag is cleared
44 * flag 10. If it's set, they only transfer the small 0x300 byte block
50 * - There's a number of places where context offset 0 (where we place
51 * the PRAMIN offset of the context) is loaded into either 0x408000,
52 * 0x408004 or 0x408008. Not sure what's up there either.
53 * - The ctxprogs for some cards save 0x400a00 again during the cleanup
[all …]
/linux/Documentation/hwmon/
H A Dtmp464.rst12 Addresses scanned: I2C 0x48, 0x49, 0x4a and 0x4b
20 Addresses scanned: I2C 0x48, 0x49, 0x4a and 0x4b
H A Dw83793.rst10 Addresses scanned: I2C 0x2c - 0x2f
23 (default 0)
30 a certain chip. Typical usage is `force_subclients=0,0x2f,0x4a,0x4b`
31 to force the subclients of chip 0x2f on bus 0 to i2c addresses
32 0x4a and 0x4b.
77 sure bit 0 is cleared in the 6 values. And then set the pwm1 value to
102 by writing 0 to the sysfs file "intrusion0_alarm".
/linux/net/wireless/certs/
H A Dwens.hex2 0x30, 0x82, 0x02, 0xa7, 0x30, 0x82, 0x01, 0x8f,
3 0x02, 0x14, 0x61, 0xc0, 0x38, 0x65, 0x1a, 0xab,
4 0xdc, 0xf9, 0x4b, 0xd0, 0xac, 0x7f, 0xf0, 0x6c,
5 0x72, 0x48, 0xdb, 0x18, 0xc6, 0x00, 0x30, 0x0d,
6 0x06, 0x09, 0x2a, 0x86, 0x48, 0x86, 0xf7, 0x0d,
7 0x01, 0x01, 0x0b, 0x05, 0x00, 0x30, 0x0f, 0x31,
8 0x0d, 0x30, 0x0b, 0x06, 0x03, 0x55, 0x04, 0x03,
9 0x0c, 0x04, 0x77, 0x65, 0x6e, 0x73, 0x30, 0x20,
10 0x17, 0x0d, 0x32, 0x33, 0x31, 0x32, 0x30, 0x31,
11 0x30, 0x37, 0x34, 0x31, 0x31, 0x34, 0x5a, 0x18,
[all …]
/linux/tools/perf/pmu-events/arch/x86/amdzen2/
H A Dmemory.json4 "EventCode": "0x24",
7 "UMask": "0x02"
11 "EventCode": "0x25",
13 "UMask": "0x08"
17 "EventCode": "0x25",
19 "UMask": "0x04"
23 "EventCode": "0x25",
25 "UMask": "0x02"
29 "EventCode": "0x25",
31 "UMask": "0x01"
[all …]
/linux/Documentation/devicetree/bindings/hwmon/
H A Dti,tmp464.yaml30 const: 0
39 "^channel@([0-8])$":
47 The channel number. 0 is local channel, 1-8 are remote channels.
49 minimum: 0
73 #size-cells = <0>;
77 reg = <0x4b>;
83 #size-cells = <0>;
87 reg = <0x4b>;
89 #size-cells = <0>;
91 channel@0 {
[all …]
/linux/fs/xfs/
H A Dxfs_dahash_test.c20 0x5b, 0x85, 0x21, 0xcb, 0x09, 0x68, 0x7d, 0x30,
21 0xc7, 0x69, 0xd7, 0x30, 0x92, 0xde, 0x59, 0xe4,
22 0xc9, 0x6e, 0x8b, 0xdb, 0x98, 0x6b, 0xaa, 0x60,
23 0xa8, 0xb5, 0xbc, 0x6c, 0xa9, 0xb1, 0x5b, 0x2c,
24 0xea, 0xb4, 0x92, 0x6a, 0x3f, 0x79, 0x91, 0xe4,
25 0xe9, 0x70, 0x51, 0x8c, 0x7f, 0x95, 0x6f, 0x1a,
26 0x56, 0xa1, 0x5c, 0x27, 0x03, 0x67, 0x9f, 0x3a,
27 0xe2, 0x31, 0x11, 0x29, 0x6b, 0x98, 0xfc, 0xc4,
28 0x53, 0x24, 0xc5, 0x8b, 0xce, 0x47, 0xb2, 0xb9,
29 0x32, 0xcb, 0xc1, 0xd0, 0x03, 0x57, 0x4e, 0xd4,
[all …]
/linux/drivers/media/i2c/
H A Dimx355.c14 #define IMX355_REG_MODE_SELECT 0x0100
15 #define IMX355_MODE_STANDBY 0x00
16 #define IMX355_MODE_STREAMING 0x01
19 #define IMX355_REG_CHIP_ID 0x0016
20 #define IMX355_CHIP_ID 0x0355
23 #define IMX355_REG_FLL 0x0340
24 #define IMX355_FLL_MAX 0xffff
27 #define IMX355_REG_EXPOSURE 0x0202
30 #define IMX355_EXPOSURE_DEFAULT 0x0282
33 #define IMX355_REG_ANALOG_GAIN 0x0204
[all …]
/linux/tools/perf/pmu-events/arch/x86/amdzen3/
H A Dmemory.json4 "EventCode": "0x24",
7 "UMask": "0x02"
11 "EventCode": "0x25",
13 "UMask": "0x08"
17 "EventCode": "0x25",
19 "UMask": "0x04"
23 "EventCode": "0x25",
25 "UMask": "0x02"
29 "EventCode": "0x25",
31 "UMask": "0x01"
[all …]
/linux/block/partitions/
H A Defi.h22 #define MSDOS_MBR_SIGNATURE 0xaa55
23 #define EFI_PMBR_OSTYPE_EFI 0xEF
24 #define EFI_PMBR_OSTYPE_EFI_GPT 0xEE
29 #define GPT_HEADER_SIGNATURE 0x5452415020494645ULL
30 #define GPT_HEADER_REVISION_V1 0x00010000
34 EFI_GUID( 0xC12A7328, 0xF81F, 0x11d2, \
35 0xBA, 0x4B, 0x00, 0xA0, 0xC9, 0x3E, 0xC9, 0x3B)
37 EFI_GUID( 0x024DEE41, 0x33E7, 0x11d3, \
38 0x9D, 0x69, 0x00, 0x08, 0xC7, 0x81, 0xF3, 0x9F)
40 EFI_GUID( 0xE3C9E316, 0x0B5C, 0x4DB8, \
[all …]
/linux/drivers/media/dvb-frontends/
H A Dm88ds3103_priv.h23 #define M88RS6000_CHIP_ID 0x74
24 #define M88DS3103_CHIP_ID 0x70
26 #define M88DS3103_CHIPTYPE_3103 0
60 {0x23, 0x07},
61 {0x08, 0x03},
62 {0x0c, 0x02},
63 {0x21, 0x54},
64 {0x25, 0x8a},
65 {0x27, 0x31},
66 {0x30, 0x08},
[all …]
/linux/drivers/net/wireless/broadcom/b43/
H A Dradio_2056.h9 #define B2056_SYN (0x0 << 12)
10 #define B2056_TX0 (0x2 << 12)
11 #define B2056_TX1 (0x3 << 12)
12 #define B2056_RX0 (0x6 << 12)
13 #define B2056_RX1 (0x7 << 12)
14 #define B2056_ALLTX (0xE << 12)
15 #define B2056_ALLRX (0xF << 12)
17 #define B2056_SYN_RESERVED_ADDR0 0x00
18 #define B2056_SYN_IDCODE 0x01
19 #define B2056_SYN_RESERVED_ADDR2 0x02
[all …]
/linux/drivers/gpu/drm/panel/
H A Dpanel-feixin-k101-im2ba02.c42 /* Switch to page 0 */
43 { .data = { 0xE0, 0x00 } },
46 { .data = { 0xE1, 0x93} },
47 { .data = { 0xE2, 0x65 } },
48 { .data = { 0xE3, 0xF8 } },
50 /* Lane number, 0x02 - 3 lanes, 0x03 - 4 lanes */
51 { .data = { 0x80, 0x03 } },
54 { .data = { 0x70, 0x02 } },
55 { .data = { 0x71, 0x23 } },
56 { .data = { 0x72, 0x06 } },
[all …]

12345678910>>...29