Home
last modified time | relevance | path

Searched +full:0 +full:x48200000 (Results 1 – 8 of 8) sorted by relevance

/linux/arch/arm/mach-omap2/
H A Dti81xx.h11 #define L4_SLOW_TI81XX_BASE 0x48000000
13 #define TI81XX_SCM_BASE 0x48140000
15 #define TI81XX_PRCM_BASE 0x48180000
19 * TI81XX register for checking device ID (it adds 0x204 to tap base while
20 * TI81XX DEVICE ID register is at offset 0x600 from control base).
23 TI81XX_CONTROL_DEVICE_ID - 0x204)
26 #define TI81XX_ARM_INTC_BASE 0x48200000
H A Domap44xx.h17 #define L4_44XX_BASE 0x4a000000
18 #define L4_WK_44XX_BASE 0x4a300000
19 #define L4_PER_44XX_BASE 0x48000000
20 #define L4_EMU_44XX_BASE 0x54000000
21 #define L3_44XX_BASE 0x44000000
22 #define OMAP44XX_EMIF1_BASE 0x4c000000
23 #define OMAP44XX_EMIF2_BASE 0x4d000000
24 #define OMAP44XX_DMM_BASE 0x4e000000
25 #define OMAP4430_32KSYNCT_BASE 0x4a304000
26 #define OMAP4430_CM1_BASE 0x4a004000
[all …]
H A Domap34xx.h17 #define L4_34XX_BASE 0x48000000
18 #define L4_WK_34XX_BASE 0x48300000
19 #define L4_PER_34XX_BASE 0x49000000
20 #define L4_EMU_34XX_BASE 0x54000000
21 #define L3_34XX_BASE 0x68000000
23 #define L4_WK_AM33XX_BASE 0x44C00000
25 #define OMAP3430_32KSYNCT_BASE 0x48320000
26 #define OMAP3430_CM_BASE 0x48004800
27 #define OMAP3430_PRM_BASE 0x48306800
28 #define OMAP343X_SMS_BASE 0x6C000000
[all …]
/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dti,omap-intc-irq.yaml48 reg = <0x48200000 0x1000>;
/linux/arch/arm/mach-sa1100/
H A Djornada720.c43 #define TUCR_VAL 0x20000400
46 #define SA1111REGSTART 0x40000000
47 #define SA1111REGLEN 0x00002000
48 #define EPSONREGSTART 0x48000000
49 #define EPSONREGLEN 0x00100000
50 #define EPSONFBSTART 0x48200000
56 {0x0001,0x00}, // Miscellaneous Register
57 {0x01FC,0x00}, // Display Mode Register
58 {0x0004,0x00}, // General IO Pins Configuration Register 0
59 {0x0005,0x00}, // General IO Pins Configuration Register 1
[all …]
/linux/arch/arm/boot/dts/ti/omap/
H A Domap3.dtsi34 #size-cells = <0>;
36 cpu@0 {
39 reg = <0x0>;
50 reg = <0x54000000 0x800000>;
85 reg = <0x68000000 0x10000>;
96 ranges = <0 0x48000000 0x1000000>;
100 reg = <0x2000 0x2000>;
103 ranges = <0 0x2000 0x2000>;
108 reg = <0x30 0x238>;
110 #size-cells = <0>;
[all …]
H A Domap5-l4.dtsi1 &l4_cfg { /* 0x4a000000 */
4 clocks = <&l4cfg_clkctrl OMAP5_L4_CFG_CLKCTRL 0>;
6 reg = <0x4a000000 0x800>,
7 <0x4a000800 0x800>,
8 <0x4a001000 0x1000>;
12 ranges = <0x00000000 0x4a000000 0x080000>, /* segment 0 */
13 <0x00080000 0x4a080000 0x080000>, /* segment 1 */
14 <0x00100000 0x4a100000 0x080000>, /* segment 2 */
15 <0x00180000 0x4a180000 0x080000>, /* segment 3 */
16 <0x00200000 0x4a200000 0x080000>, /* segment 4 */
[all …]
H A Domap4-l4.dtsi2 &l4_cfg { /* 0x4a000000 */
5 clocks = <&l4_cfg_clkctrl OMAP4_L4_CFG_CLKCTRL 0>;
7 reg = <0x4a000000 0x800>,
8 <0x4a000800 0x800>,
9 <0x4a001000 0x1000>;
13 ranges = <0x00000000 0x4a000000 0x080000>, /* segment 0 */
14 <0x00080000 0x4a080000 0x080000>, /* segment 1 */
15 <0x00100000 0x4a100000 0x080000>, /* segment 2 */
16 <0x00180000 0x4a180000 0x080000>, /* segment 3 */
17 <0x00200000 0x4a200000 0x080000>, /* segment 4 */
[all …]