Searched +full:0 +full:x40c00000 (Results 1 – 10 of 10) sorted by relevance
/freebsd/sys/contrib/device-tree/Bindings/net/ |
H A D | xilinx_axienet.txt | 38 - xlnx,txcsum : 0 or empty for disabling TX checksum offload, 84 interrupts = <2 0 1>; 88 reg = <0x40c00000 0x40000 0x50c00000 0x40000>; 89 xlnx,rxcsum = <0x2>; 90 xlnx,rxmem = <0x800>; 91 xlnx,txcsum = <0x2>; 95 #size-cells = <0>; 96 phy0: phy@0 {
|
H A D | xlnx,axi-ethernet.yaml | 74 TX checksum offload. 0 or empty for disabling TX checksum offload, 78 enum: [0, 1, 2] 82 RX checksum offload. 0 or empty for disabling RX checksum offload, 86 enum: [0, 1, 2] 133 pattern: "^[tr]x_chan([0-9]|1[0-5])$" 156 interrupts = <2 0 1>; 160 reg = <0x40c00000 0x40000>,<0x50c00000 0x40000>; 161 dmas = <&xilinx_dma 0>, <&xilinx_dma 1>; 163 xlnx,rxcsum = <0x2>; 164 xlnx,rxmem = <0x800>; [all …]
|
/freebsd/sys/contrib/device-tree/src/arm/intel/pxa/ |
H A D | pxa27x.dtsi | 13 reg = <0x40000000 0x10000>; 30 reg = <0x40e00054 0x20 0x40e0000c 0xc 0x40e0010c 4 31 0x40f00020 0x10>; 37 gpio-ranges = <&pinctrl 0 0 128>; 43 reg = <0x4c000000 0x10000>; 51 reg = <0x40b00000 0x10>; 58 reg = <0x40b00010 0x10>; 65 reg = <0x40c00000 0x10>; 72 reg = <0x40c00010 0x10>; 79 reg = <0x40f00180 0x24>; [all …]
|
H A D | pxa3xx.dtsi | 6 ((gpio <= 2) ? (0x00b4 + 4 * gpio) : \ 7 (gpio <= 26) ? (0x027c + 4 * (gpio - 3)) : \ 8 (gpio <= 98) ? (0x0400 + 4 * (gpio - 27)) : \ 9 (gpio <= 127) ? (0x0600 + 4 * (gpio - 99)) : \ 10 0) 12 ((gpio <= 1) ? (0x674 + 4 * gpio) : \ 13 (gpio <= 6) ? (0x2dc + 4 * gpio) : \ 14 0) 17 ((gpio <= 2) ? (0x00b4 + 4 * gpio) : \ 18 (gpio <= 26) ? (0x027c + 4 * (gpio - 3)) : \ [all …]
|
/freebsd/sys/dev/rl/ |
H A D | if_rlreg.h | 36 #define RL_IDR0 0x0000 /* ID register 0 (station addr) */ 37 #define RL_IDR1 0x0001 /* Must use 32-bit accesses (?) */ 38 #define RL_IDR2 0x0002 39 #define RL_IDR3 0x0003 40 #define RL_IDR4 0x0004 41 #define RL_IDR5 0x0005 43 #define RL_MAR0 0x0008 /* Multicast hash table */ 44 #define RL_MAR1 0x0009 45 #define RL_MAR2 0x000A 46 #define RL_MAR3 0x000B [all …]
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonDepMask.h | 3 // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions. 17 0xf0000000, 18 0xb0000000, 19 0x0fe03fe0, 20 0 }, 23 0xffc00000, 24 0x76000000, 25 0x00203fe0, 26 0 }, 29 0xff800000, [all …]
|
/freebsd/sys/contrib/device-tree/src/arm64/rockchip/ |
H A D | rk3588-base.dtsi | 56 #size-cells = <0>; 91 cpu_l0: cpu@0 { 94 reg = <0x0>; 115 reg = <0x100>; 134 reg = <0x200>; 153 reg = <0x300>; 172 reg = <0x400>; 193 reg = <0x500>; 212 reg = <0x600>; 233 reg = <0x700>; [all …]
|
/freebsd/sys/dev/qlnx/qlnxe/ |
H A D | ecore_init_values.h | 35 0x00030003, 0xffff0000, /* if phase != 'engine', skip 3 ops (no DMAE) */ 36 0x00020002, 0x00020000, /* if mode != '!asic', skip 2 ops */ 37 0x0280c201, 0x00000000, /* write 0x0 to address 0x50184 */ 38 0x02810201, 0x00000000, /* write 0x0 to address 0x50204 */ 40 0x00110003, 0xffff0000, /* if phase != 'engine', skip 17 ops (no DMAE) */ 41 0x00030002, 0x00020000, /* if mode != '!asic', skip 3 ops */ 42 0x0048c201, 0x00000000, /* write 0x0 to address 0x9184 */ 43 0x0048d201, 0x00000000, /* write 0x0 to address 0x91a4 */ 44 0x004ba601, 0x00000001, /* write 0x1 to address 0x974c */ 45 0x00020002, 0x00be0000, /* if mode != '(!asic)&bb', skip 2 ops */ [all …]
|
/freebsd/tools/test/iconv/ref/ |
H A D | UTF-32BE-rev | 1 0x00 = 0x00000000 2 0x01 = 0x01000000 3 0x02 = 0x02000000 4 0x03 = 0x03000000 5 0x04 = 0x04000000 6 0x05 = 0x05000000 7 0x06 = 0x06000000 8 0x07 = 0x07000000 9 0x08 = 0x08000000 10 0x09 = 0x09000000 [all …]
|
/freebsd/sys/contrib/dev/rtw88/ |
H A D | rtw8822c_table.c | 16 0x83000000, 0x00000000, 0x40000000, 0x00000000, 17 0x1D90, 0x300001FF, 18 0x1D90, 0x300101FE, 19 0x1D90, 0x300201F [all...] |