Searched +full:0 +full:x1e080000 (Results 1 – 3 of 3) sorted by relevance
| /linux/arch/arm/boot/dts/broadcom/ |
| H A D | bcm53016-dlink-dwl-8610ap.dts | 13 memory@0 { 16 reg = <0x00000000 0x08000000>, 17 <0x88000000 0x08000000>; 26 gpios = <&chipcommon 0 GPIO_ACTIVE_LOW>; 66 * Flash memory at 0x1e000000-0x1fffffff 72 reg = <0x1e080000 0x00020000>; 112 trx@0 { 114 reg = <0x00000000 0x02800000>; 121 reg = <0x02800000 0x02800000>; 128 reg = <0x05000000 0x03000000>;
|
| /linux/Documentation/devicetree/bindings/clock/ |
| H A D | google,gs101-clock.yaml | 157 - description: Connectivity Peripheral 0/1 bus clock (from CMU_TOP) 158 - description: Connectivity Peripheral 0/1 IP clock (from CMU_TOP) 175 reg = <0x1e080000 0x8000>;
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | imu_v12_0.c | 39 #define TRANSFER_RAM_MASK 0x001c0000 102 WREG32_SOC15(GC, 0, regGFX_IMU_I_RAM_ADDR, 0); in imu_v12_0_load_microcode() 104 for (i = 0; i < fw_size; i++) in imu_v12_0_load_microcode() 105 WREG32_SOC15(GC, 0, regGFX_IMU_I_RAM_DATA, le32_to_cpup(fw_data++)); in imu_v12_0_load_microcode() 107 WREG32_SOC15(GC, 0, regGFX_IMU_I_RAM_ADDR, adev->gfx.imu_fw_version); in imu_v12_0_load_microcode() 114 WREG32_SOC15(GC, 0, regGFX_IMU_D_RAM_ADDR, 0); in imu_v12_0_load_microcode() 116 for (i = 0; i < fw_size; i++) in imu_v12_0_load_microcode() 117 WREG32_SOC15(GC, 0, regGFX_IMU_D_RAM_DATA, le32_to_cpup(fw_data++)); in imu_v12_0_load_microcode() 119 WREG32_SOC15(GC, 0, regGFX_IMU_D_RAM_ADDR, adev->gfx.imu_fw_version); in imu_v12_0_load_microcode() 121 return 0; in imu_v12_0_load_microcode() [all …]
|